

PIC16C5X

EPROM/ROM-Based 8-Bit CMOS Microcontroller Series

Devices Included in this Data Sheet

- PIC16C54
- PIC16CR54★
- PIC16C55
- PIC16C56
- PIC16C57

High-Performance RISC CPU Features

- · Only 33 single word instructions to learn
- All instructions are single cycle (200 ns) except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle


Device	Pins	I/O	EPROM/ ROM	RAM
PIC16C54	18	12	512	25
PIC16CR54★	18	12	512	25
PIC16C55	28	20	512	24
PIC16C56	18	12	1K	25
PIC16C57	28	20	2K	72

- 12-bit wide instructions
- 8-bit wide data path
- Seven or eight special function hardware registers
- Two-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features

- 8-bit real time clock/counter (Timer0) with 8-bit programmable prescaler
- Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- · Selectable oscillator options:
 - RC: Low-cost RC oscillator
 - XT: Standard crystal/resonator
 - HS: High-speed crystal/resonator
 - LP: Power saving, low frequency crystal

Pin Diagrams



CMOS Technology

- Low-power, high-speed CMOS EPROM/ROM technology
- · Fully static design
- Wide-operating voltage range:
 - EPROM Commercial/Industrial 2.5V to 6.25V
 - ROM Commercial/Industrial 2.0V to 6.25V
 - EPROM/ROM Automotive 2.5V to 6.0V
- Low-power consumption
 - < 2 mA typical @ 5.0V, 4 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 3 μA typical standby current (with WDT disabled) @ 3.0V, 0°C to 70°C

★ The PIC16CR54 is not recommended for new designs. The PIC16CR54A is recommended, as found in the Enhanced PIC16C5X data sheet.

Pin Diagrams (con't)




Table of Contents

1.0	General Description	3
2.0	PIC16C5X Device Varieties	
3.0	Architectural Overview	7
4.0	Memory Organization	13
5.0	I/O Ports	
6.0	Timer0 Module and TMR0 Register	
7.0	Special Features of the CPU	
8.0	Instruction Set Summary	
9.0	Development Support	
10.0	Electrical Characteristics - PIC16C54/55/56/57	
11.0	DC and AC Characteristics - PIC16C54/55/56/57	
12.0 13.0	Electrical Characteristics - PIC16CR54	
13.0 14.0	Packaging Information	
14.0		
	Appendix A: Compatibility	
	Appendix B: What's New	
	Appendix C: What's Changed	
	Appendix D: PIC16/17 Microcontrollers	117
	Index	125
	List of Examples	126
	List of Figures	126
	List of Tables	127
	Connecting to Microchip BBS	129
	Access to the Internet	129
	Reader Response	130
	PIC16C54/55/56/57 Product Identification System	131
	PIC16CR54 Product Identification System	131

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix B contains a list of new information in this data sheet, while Appendix C contains information that has changed

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family of low-cost, high performance, 8-bit, fully static, EPROM/ROM-based CMOS microcontrollers. This family is pin and software compatible with the Enhanced PIC16C5X family of devices. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (200 ns) except for program branches which take two cycles. The PIC16C5X delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost-saving RC oscillator. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC16C5X products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM PC-AT® and compatible machines.

1.1 Applications

The PIC16C5X series fits perfectly in applications ranging from high-speed automotive and appliance motor control low-power remote to transmitters/receivers, pointing devices and telecom **EPROM** The technology processors. makes customizing application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through- hole or surface mounting, make this microcontroller series perfect for applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, coprocessor applications).

TABLE 1-1: PIC16C5X FAMILY OF DEVICES

					Clock	Mem	ory	Periphe	erals Features
	, ro	Lie Lie	Sold of St.		LOS LINES LINES	S. S. Lodille S. O. dille S. O	Zine John	Rouge And	Podrage of The Prodrage of Pro
PIC16C54	20	512		25	TMR0	12	2.5-6.25		18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54 ⁽²⁾	20	l —	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	_	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54B ⁽¹⁾	20	_	512	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512		24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	1K	_	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR56 ⁽¹⁾	20		1K	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K	_	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57A	20	_	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B ⁽¹⁾	20		2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K		73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58B ⁽¹⁾	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP

Legend: Grayed boxes: Devices NOT covered in this data sheet
All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Note 1: Please contact your local sales office for availability of these devices.

2: Not recommended for new designs.

2.0 PIC16C5X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C5X Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16C5X family of devices, there are two device types, as indicated in the device number:

- C, as in PIC16C54. These devices have EPROM program memory and operate over the standard voltage range.
- CR, as in PIC16CR54. These devices have ROM program memory and operate over the standard voltage range.

2.1 UV Erasable Devices

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's PICSTART™ and PRO MATE™ programmers both support programming of the PIC16C5X. Third party programmers also are available; refer to the Third Party Guide for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

2.3 Quick-Turnaround-Production (QTP) <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized</u> <u>Quick-Turnaround-Production</u> (SQTP) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products.

© 1995 Microchip Technology Inc.

PIC16C5X

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C5X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C5X uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (33) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C54/CR54/C55 address 512 x 12 program memory, the PIC16C56 addresses 1K x 12, and the PIC16C57 addresses 2K x 12 of program memory. All program memory is internal.

The PIC16C5X can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C5X has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C5X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C5X device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1 and Table 3-2.

© 1995 Microchip Technology Inc.




FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM

TABLE 3-1: PIC16C54/CR54/C56 PINOUT DESCRIPTION

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description
RA0	17	19	I/O	TTL	Bi-directional I/O port
RA1	18	20	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RB0	6	7	I/O	TTL	Bi-directional I/O port
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	
RB5	11	12	I/O	TTL	
RB6	12	13	I/O	TTL	
RB7	13	14	I/O	TTL	
T0CKI	3	3	I	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.
MCLR/Vpp	4	4	I	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD to avoid unintended entering of programming mode.
OSC1/CLKIN	16	18	ı	ST	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
VDD	14	15,16	Р	_	Positive supply for logic and I/O pins.
Vss	5	5,6	Р	_	Ground reference for logic and I/O pins.

Legend: I = input, O = output, I/O = input/output,

P = power, — = Not Used, TTL = TTL input, ST = Schmitt Trigger input

PIC16C5X

TABLE 3-2: PIC16C55/C57 PINOUT DESCRIPTION

Name	DIP, SOIC No.	SSOP No.	I/O/P Type	Input Levels	Description
RA0 RA1 RA2 RA3	6 7 8 9	5 6 7 8	I/O I/O I/O I/O	TTL TTL TTL TTL	Bi-directional I/O port
RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7	10 11 12 13 14 15 16 17	9 10 11 12 13 15 16 17	I/O I/O I/O I/O I/O I/O I/O	TTL TTL TTL TTL TTL TTL TTL TTL TTL	Bi-directional I/O port
RC0 RC1 RC2 RC3 RC4 RC5 RC6	18 19 20 21 22 23 24 25	18 19 20 21 22 23 24 25	I/O I/O I/O I/O I/O I/O I/O	TTL	Bi-directional I/O port
TOCKI	1	2	I	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.
MCLR/VPP	28	28	I	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD to avoid unintended entering of programming mode.
OSC1/CLKIN	27	27	ı	ST	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	26	26	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
VDD	2	3,4	Р	_	Positive supply for logic and I/O pins.
Vss	4	1,14	Р	_	Ground reference for logic and I/O pins.
N/C	3,5	_	_	-	Unused, do not connect

Legend: I = input, O = output, I/O = input/output,
P = power, — = Not Used, TTL = TTL input,

ST = Schmitt Trigger input

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.


3.2 <u>Instruction Flow/Pipelining</u>

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

PIC16C5X

NOTES:

4.0 MEMORY ORGANIZATION

4.1 **Program Memory Organization**

The PIC16C54, PIC16CR54 and PIC16C55 have a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 4-1). The PIC16C56 has a 10-bit program counter capable of addressing a 1K x 12 program memory space (Figure 4-2). The PIC16C57 has an 11-bit program counter capable of addressing a 2K x 12 program memory space (Figure 4-3). Accessing a location above the physically implemented address will cause a wraparound.

The reset vector for the PIC16C54/CR54/C55 is at 1FFh, at 3FFh for the PIC16C56, and at 7FFh for the PIC16C57.

FIGURE 4-1: PIC16C54/CR54/C55
PROGRAM MEMORY MAP
AND STACK




FIGURE 4-2: PIC16C56 PROGRAM MEMORY MAP AND STACK





FIGURE 4-3: PIC16C57 PROGRAM MEMORY MAP AND STACK



4.2 <u>Data Memory Organization</u>

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.

For the PIC16C54, PIC16CR54 and PIC16C56, the register file is composed of seven special function registers and 25 general purpose registers (Figure 4-4). For the PIC16C55, the register file is composed of eight special function registers and 24 general purpose registers (Figure 4-5). For the PIC16C57, up to 48 additional general purpose registers may be addressed using a banking scheme (Figure 4-6).

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the file select register FSR (Section 4.7).

FIGURE 4-4: PIC16C54/CR54/C56 REGISTER FILE MAP




FIGURE 4-5: PIC16C55 REGISTER FILE MAP





FIGURE 4-6: PIC16C57 REGISTER FILE MAP



4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1). The special registers can be classified into two sets. The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O cont	rol registe	1111 1111	1111 1111						
N/A	OPTION	Contains	s control b	oits to cor	figure Tin	ner0 and	Timer0/W	DT presc	aler	11 1111	11 1111
00h	INDF	Uses co	ntents of	FSR to a	ddress da	ta memoi	ry (not a p	hysical re	egister)	xxxx xxxx	uuuu uuuu
01h	TMR0	8-bit rea	8-bit real-time clock/counter								uuuu uuuu
02h ⁽¹⁾	PCL	Low ord	er 8 bits o	of PC						1111 1111	1111 1111
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect	data men	nory addre	ess pointe	er				1xxx xxxx	1uuu uuuu
05h	PORTA	_	_	_	_	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h ⁽²⁾	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable)

x = unknown, u = unchanged, q = see the tables in Section 7.7 for possible values.

Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.5 for an explanation of how to access these bits.

2: File address 07h is a general purpose register on the PIC16C54/CR54/C56.

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect STATUS bits, see Table 8-2, Instruction Set Summary.

FIGURE 4-7: STATUS REGISTER (ADDRESS:03h)

R/W-0	R/W-0	R/W-0	<u>R-1</u>	<u>R-1</u>	R/W-x	R/W-x	R/W-x	
PA2	PA1	PA0	TO	PD	Z	DC	С	R = Readable bit
it7	6	5	4	3	2	1	bit0	W = Writable bit - n = Value at POR reset
it 7:	Use of the	oit unused a PA2 bit as a ty with futur	a general p	urpose rea	d/write bit is	not recomm	nended, since	e this may affect upward
it 6-5:	00 = Page 01 = Page 10 = Page 11 = Page Each page Using the I	0 (000h - 1 1 (200h - 3 2 (400h - 5 3 (600h - 7 is 512 byte PA1:PA0 bit	FFh) - PIC FFh) - PIC FFh) - PIC FFh) - PIC es. s as gener	16C56 and 16C56 and 16C57 16C57 al purpose	PIC16C57 read/write bir	s in devices	s which do n	ot use them for program ith future products.
it 4:	TO : Time-of 1 = After point 0 = A WDT		RWDT instr	uction, or s	ELEEP instruc	etion		
oit 3:		down bit ower-up or loution of the			etion			
oit 2:					ation is zero ation is not ze	ero		
oit 1:	ADDWF 1 = A carry 0 = A carry SUBWF 1 = A borro	from the 4t from the 4t	th low orde th low orde th low ord	r bit of the r r bit of the r der bit of the	JBWF instruct result occurre result did not e result did n e result occu	ed occur ot occur		
oit O:	ADDWF 1 = A carry			SUBWF 1 = A box	RRF, RLF inst	occur	RRF or R Load bit v	LF vith LSb or MSb

4.4 **OPTION Register**

The OPTION register is a 6-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the <code>OPTION</code> instruction, the contents of the W register will be transferred to the <code>OPTION</code> register. A RESET sets the <code>OPTION<5:0></code> bits.

FIGURE 4-8: OPTION REGISTER

U-0	U-0	W-1	W-1	W-1	W-1	W-1	W-1						
_	_	T0CS	T0SE	PSA	PS2	PS1	PS0	W = Writable bit					
oit7	6	5	4	3	2	1	bit0	U = Unimplemented bit					
								- n = Value at POR reset					
bit 7-6:	Unimpleme	Unimplemented.											
bit 5:	T0CS: Time	r0 Clock Sou	urce Sele	ct bit									
		on on TOCKI											
	0 = Internal	instruction c	ycle clocl	k (CLKOUT	Γ)								
bit 4:	T0SE: Time	r0 Source E	dge Sele	ct bit									
		ent on high-to											
	0 = Increme	0 = Increment on low-to-high transition on TOCKI pin											
bit 3:	PSA: Presc	PSA: Prescaler Assignment bit											
		er assigned t											
	0 = Prescale	er assigned t	to Timer0										
bit 2-0:	PS2:PS0: P	rescaler Rat	e Select	bits									
	Bit Value	Timer0 Ra	te WD1	Rate									
	000	1:2	1:	1									
	001	1:4	1:										
	010	1:8	1:										
	011	1:16	1:	-									
	100	1:32		16									
	101	1:64	1	32									
	110	1:128	1 1 -	64									

4.5 **Program Counter**

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0> (Figure 4-9, Figure 4-10 and Figure 4-11).

For the PIC16C56 and PIC16C57, a page number must be supplied as well. Bit5 of the STATUS register provides this to bit9 of the PC for the PIC16C56 (Figure 4-10). Bit5 and bit6 of the STATUS register provide page information to bit9 and bit10 of the PC for the PIC16C57 (Figure 4-11).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-9, Figure 4-10 and Figure 4-11).

Instructions where the PCL is the destination, or Modify PCL instructions, include MOVWF PC, ADDWF PC, and BSF PC, 5.

For the PIC16C56 and PIC16C57, a page number again must be supplied. Bit5 of the STATUS register provides this to bit9 of the PC for the PIC16C56 (Figure 4-10). Bit5 and bit6 of the STATUS register provide page information to bit9 and bit10 of the PC for the PIC16C57 (Figure 4-11).

Note: Because PC<8> is cleared in the CALL instruction, or any Modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-9: LOADING OF PC
BRANCH INSTRUCTIONS PIC16C54/CR54/C55




FIGURE 4-10: LOADING OF PC BRANCH INSTRUCTIONS - PIC16C56





FIGURE 4-11: LOADING OF PC

BRANCH INSTRUCTIONS PIC16C57



For the RETLW instruction, the PC is loaded with the Top Of Stack (TOS) contents. All of the devices covered in this data sheet have only two stacks. Each stack has the same bit width as the device PC.

4.5.1 PAGING CONSIDERATIONS – PIC16C56/57

If the Program Counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS register will not be updated. Therefore, the next GOTO, CALL, or Modify PCL instruction will return the program to the page specified by the page preselect bits (PAO or PA1:PAO).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO xxx at 200h will return the program to address xxxh on page 0 (assuming that PA1:PA0 are clear).

To prevent this, the page preselect bits must be updated under program control.

4.5.2 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (i.e., the reset vector).

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the reset vector location will automatically cause the program to jump to page 0.

If an inadequate RESET occurs (i.e., POR conditions are not met, a brown-out occurs, etc.), page preselect bits in the STATUS register will not be cleared. Therefore, it is good programming practice to include the following code before the GOTO instruction at the reset vector location:

BSF STATUS BSF FSR

4.6 Stack

PIC16C5X devices have a 9-bit, 10-bit or 11-bit wide, two-level hardware push/pop stack (Figure 4-1, Figure 4-2 and Figure 4-3 respectively).

A CALL instruction will *push* the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2.

Note: The W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

4.7 <u>Indirect Data Addressing; INDF and FSR Registers</u>

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- · Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

movlw 0x10 ;initialize pointer
movwf FSR ; to RAM

NEXT clrf INDF ;clear INDF register
incf FSR,F ;inc pointer
btfsc FSR,4 ;all done?
goto NEXT ;NO, clear next

CONTINUE
: ;YES, continue


The FSR is either a 5-bit (PIC16C54/CR54/C55/C56) or 7-bit (PIC16C57) wide register. It is used in conjunction with the INDF register to indirectly address the data memory area. The last two bits, FSR<6:5>, are also used on the PIC16C57 for direct addressing (Figure 4-12).

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

PIC16C54/CR54/C55/C56: Do not use banking. FSR<6:5> are unimplemented and read as '1's.

PIC16C57: FSR<6:5> are the bank select bits and are used to select the bank to be addressed (00 = bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3).

FIGURE 4-12: DIRECT/INDIRECT ADDRESSING



5.0 I/O PORTS

As with any other register, the I/O registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB, TRISC) are all set.

5.1 PORTA

PORTA is a 4-bit I/O register. Only the low order 4 bits are used (RA3:RA0). Bits 7-4 are unimplemented and read as '0's.

5.2 PORTB

PORTB is an 8-bit I/O register (PORTB<7:0>).

5.3 PORTC

PIC16C55/C57: 8-bit I/O register.

PIC16C54/CR54/C56: General purpose register.

5.4 TRIS Registers

The output driver control registers are loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

Note: A read of the ports reads the pins, not the output data latches. That is, if an output driver on a pin is enabled and driven high, but the external system is holding it low, a read of the port will indicate that the pin is low.

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

5.5 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN




TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O cont	I/O control registers (TRISA, TRISB, TRISC)								1111 1111
05h	PORTA	_	_	_	_	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h ⁽¹⁾	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu

Legend: Shaded boxes = unimplemented, read as '0',

- = unimplemented, read as '0', x = unknown, u = unchanged

Note 1: File address 07h is a general purpose register on the PIC16C54/CR54/C56.

5.6 I/O Programming Considerations

5.6.1 **BI-DIRECTIONAL I/O PORTS**

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT


```
;Initial PORT Settings
  PORTB<7:4> Inputs
  PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
                    PORT latch PORT pins
  BCF
        PORTB, 7
                   ;01pp pppp
                                11pp pppp
 BCF
        PORTB. 6
                   ;10pp pppp
                                11pp pppp
 MOVLW 03Fh
  TRIS PORTB
                   ;10pp pppp
                                agga ag01
```

; Note that the user may have expected the pin ; values to be 00pp pppp. The 2nd BCF caused ; RB7 to be latched as the pin value (High).

5.6.2 SUCCESSIVE OPERATIONS ON I/O **PORTS**

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-2: **SUCCESSIVE I/O OPERATION**



This example shows a write to PORTB followed by a read from PORTB.

Data setup time = (0.25 TcY - TPD)

where: TcY = instruction cycle.

TPD = propagation delay

Therefore, at higher clock frequencies, a write followed by a read may be problematic.

6.0 TIMERO MODULE AND TMRO REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
 - Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
 - Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module, while Figure 6-2 shows the electrical structure of the Timer0 input.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-3 and Figure 6-4). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.

FIGURE 6-1: TIMERO BLOCK DIAGRAM





FIGURE 6-2: ELECTRICAL STRUCTURE OF TOCKI PIN



© 1995 Microchip Technology Inc.

FIGURE 6-3: TIMERO TIMING:

INTERNAL CLOCK/NO PRESCALE




FIGURE 6-4: TIMER0 TIMING:
INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
01	TMR0	Timer0	Timer0 - 8-bit real-time clock/counter							xxxx xxxx	uuuu uuuu
N/A	OPTION	_	_	T0CS	T0SE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded cells: Unimplemented bits,

⁻ = unimplemented, x = unknown, u = unchanged,

6.1 <u>Using Timer0 with an External Clock</u>

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





- Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of Q = Tosc).

 Therefore, the error in measuring the interval between two edges on Timer0 input = \pm 4Tosc max.
 - 2: External clock if no prescaler selected, Prescaler output otherwise.
 - 3: The arrows indicate the points in time where sampling occurs.

6.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 6.1.2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all $^{\circ}$

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the

following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

CLRF TMR0 ;Clear TMR0

CLRWDT ;Clears WDT and ;prescaler

MOVLW 'xxxxlxxx' ;Select new prescale

OPTION ;value

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.


EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and ;prescaler

MOVLW 'xxxx0xxx' ;Select TMR0, new ;prescale value and ;clock source

OPTION

FIGURE 6-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16C5X family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- · Oscillator selection
- Reset
- · Power-On Reset (POR)
- Device Reset Timer (DRT)
- · Watchdog Timer (WDT)
- SLEEP
- Code protection
- · ID locations

The PIC16C5X has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. There is an 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. With this timer on-chip, most applications need no external reset circuitry.


The SLEEP mode is designed to offer a very low current power-down mode. The user can wake up from SLEEP through external reset or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

7.1 Configuration Bits

The PIC16C5X configuration word consists of 12 bits, 4 of which are implemented. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit and one bit is the code protection bit (Figure 7-1).

OTP, QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" on the inside back cover).

FIGURE 7-1: CONFIGURATION WORD FOR PIC16C54/CR54/C55/C56/C57



© 1995 Microchip Technology Inc.

7.2 Oscillator Configurations

7.2.1 OSCILLATOR TYPES

The PIC16C5X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

LP: Low Power CrystalXT: Crystal/Resonator


HS: High Speed Crystal/Resonator

• RC: Resistor/Capacitor

7.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 7-2). The PIC16C5X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 7-3).

FIGURE 7-2: CRYSTAL OPERATION OR CERAMIC RESONATOR (HS, XT OR LP OSC CONFIGURATION)



Note 1: See Capacitor Selection tables for recommended values of C1 and C2.

- 2: A series resistor (RS) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen (approx. value = $10 \text{ M}\Omega$).

FIGURE 7-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 7-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC16C54/55/56/57

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range		
XT	455 kHz	68-100 pF	68-100 pF		
	2.0 MHz	15-33 pF	15-33 pF		
	4.0 MHz	10-22 pF	10-22 pF		
HS	8.0 MHz	10-22 pF	10-22 pF		
	16.0 MHz	10 pF	10 pF		

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 7-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC16C54/55/56/57

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz ⁽¹⁾	15 pF	15 pF
XT	100 kHz	15-30 pF	200-300 pF
	200 kHz	15-30 pF	100-200 pF
	455 kHz	15-30 pF	15-100 pF
	1 MHz	15-30 pF	15-30 pF
	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF

Note 1: For VDD > 4.5V, C1 = $C2 \approx 30pF$ is recommended.

These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

TABLE 7-3: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC16CR54

Osc	Resonator	Cap. Range	Cap. Range		
Type	Freq	C1	C2		
Data not available at this time.					

TABLE 7-4: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC16CR54

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2		
LP	32 kHz ⁽¹⁾	15-33 pF	15-33 pF		
	100 kHz	15-33 pF	15 - 33 pF		
	200 kHz	15-30 pF	15-30 pF		
XT	100 kHz	68-10 0 p F	68-100 pF		
	200 kHz	15-30 pF	15-30 pF		
	1 MHz	15-47 pF	15-47 pF		
	2 MHz	15-47 pF	15-47 pF		
	4 MHz	15-47 pF	15-47 pF		
HS	4 MHz	15-47 pF	15-47 pF		
	8 MHz	15-47 pF	15-47 pF		
	20 MHz	15-47 pF	15-47 pF		

Note 1: For VDD < 2.5V, C1 = C2 \approx 15-33pF is recommended.

These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 7-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 7-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 7-5: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



7.2.4 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 7-6 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by four, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic.

FIGURE 7-6: RC OSCILLATOR MODE



7.3 Reset

PIC16C5X devices may be reset in one of the following ways:

- · Power-On Reset (POR)
- MCLR reset (normal operation)
- MCLR wake-up reset (from SLEEP)
- WDT reset (normal operation)
- WDT wake-up reset (from SLEEP)

Table 7-5 shows these reset conditions for the PCL and STATUS registers.

Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-On Reset (POR), MCLR or WDT reset. A MCLR or WDT wake-up from SLEEP also results in a device reset, and not a continuation of operation before SLEEP.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits (STATUS <4:3>) are set or cleared depending on the different reset conditions (Section 7.7). These bits may be used to determine the nature of the reset.

Table 7-6 lists a full description of reset states of all registers. Figure 7-7 shows a simplified block diagram of the on-chip reset circuit.

TABLE 7-5: RESET CONDITIONS FOR SPECIAL REGISTERS

Condition	PCL Addr: 02h	STATUS Addr: 03h	
Power-On Reset	1111 1111	0001 1xxx	
MCLR reset (normal operation)	1111 1111	000u uuuu ⁽¹⁾	
MCLR wake-up (from SLEEP)	1111 1111	0001 Ouuu	
WDT reset (normal operation)	1111 1111	0000 luuu ⁽²⁾	
WDT wake-up (from SLEEP)	1111 1111	0000 Ouuu	

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: TO and PD bits retain their last value until one of the other reset conditions occur.

2: The CLRWDT instruction will set the \overline{TO} and \overline{PD} bits.

TABLE 7-6: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-On Reset	MCLR or WDT Reset		
W	N/A	xxxx xxxx	uuuu uuuu		
TRIS	N/A	1111 1111	1111 1111		
OPTION	N/A	11 1111	11 1111		
INDF	00h	xxxx xxxx	uuuu uuuu		
TMR0	01h	xxxx xxxx	uuuu uuuu		
PCL ⁽¹⁾	02h	1111 1111	1111 1111		
STATUS ⁽¹⁾	03h	0001 1xxx	000q quuu		
FSR	04h	1xxx xxxx	1uuu uuuu		
PORTA	05h	xxxx	uuuu		
PORTB	06h	xxxx xxxx	uuuu uuuu		
PORTC ⁽²⁾	07h	xxxx xxxx	uuuu uuuu		
General Purpose register files	08-7Fh	xxxx xxxx	uuuu uuuu		


Legend: u = unchanged, x = unknown, - = unimplemented, read as '0',

q = see tables in Section 7.7 for possible values.

Note 1: See Table 7-5 for reset value for specific conditions.

2: General purpose register file on the PIC16C54/CR54/C56.

FIGURE 7-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



7.4 Power-On Reset (POR)

The PIC16C5X family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip reset for most power-up situations. To use this feature, the user merely ties the MCLR/VPP pin (Figure 7-8) to VDD. A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 7-7.

The Power-On Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the on-chip reset signal.

A power-up example where \overline{MCLR} is not tied to VDD is shown in Figure 7-10. VDD is allowed to rise and stabilize before bringing \overline{MCLR} high. The chip will actually come out of reset TDRT msec after \overline{MCLR} goes high.

In Figure 7-11, the on-chip Power-On Reset feature is being used (\overline{MCLR} and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-12 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the \overline{MCLR}/VPP pin, and when the \overline{MCLR}/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly.

On-chip POR is guaranteed to work if the rate of rise of VDD is no slower than 0.05V/ms and VDD starts from 0V. If the on-chip POR time delay is too short for low frequency crystals/resonators (which require much longer than 18 ms to start-up and stabilize) or for high frequency crystals/resonators (which have to reach a higher VDD voltage for operation), we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-9).

FIGURE 7-8: ELECTRICAL STRUCTURE OF MCLR/VPP PIN





FIGURE 7-9: EXTERNAL POWER-ON
RESET CIRCUIT (FOR SLOW
VDD POWER-UP)



- External Power-On Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- R < 40 k Ω is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on $\overline{MCLR/VPP}$ pin is 5 μ A). A larger voltage drop will degrade VIH level on $\overline{MCLR/VPP}$ pin.
- R1 = 100Ω to 1 k Ω will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR} pin breakdown due to ESD or EOS.






FIGURE 7-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 7-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISETIME



7.5 <u>Device Reset Timer (DRT)</u>

The Device Reset Timer (DRT) provides a fixed 18 ms nominal time-out on reset. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET for approximately 18 ms after the voltage on the MCLR/VPP pin has reached a logic high (VIHMC) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.

7.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The TO bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1).

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, time-out a period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.

FIGURE 7-13: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 7-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
FFFh ⁽¹⁾	Config. Word ⁽²⁾	_		_	_	CP	WDTE	FOSC1	FOSC0	uuuu	uuuu
N/A	OPTION	_	_	T0CS	T0SE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded boxes = Not used by Watchdog Timer,

- = unimplemented, read as '0', u = unchanged

Note 1: Refer to the PIC16C5X Programming Specifications (literature number DS30190) to determine how to access the configuration word.

2: Only the first 8 bits of the Configuration Word are shown. Reset values (for POR, MCLR and WDT) for bits 12:8 are unimplemented, read as '0'. Initial values of bits 3:0 = 1111.

7.7 <u>Time-Out Sequence and Power Down</u> Status Bits (TO/PD)

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a $\overline{\text{MCLR}}$ or Watchdog Timer (WDT) reset, or a $\overline{\text{MCLR}}$ or WDT wake-up reset.

TABLE 7-8: TO/PD STATUS AFTER RESET

TO	PD	RESET was caused by
1	1	Power-up (POR)
u	u	MCLR reset (normal operation) ⁽¹⁾
1	0	MCLR wake-up reset (from SLEEP)
0	1	WDT reset (normal operation)
0	0	WDT wake-up reset (from SLEEP)

Legend: u = unchanged

Note 1: The TO and PD bits maintain their status (u) until a reset occurs. A low-pulse on the MCLR input does not change the TO and PD status bits.

These STATUS bits are only affected by events listed in Table 7-9.

TABLE 7-9: EVENTS AFFECTING TO/PD STATUS BITS

Event	TO	PD	Remarks
Power-up	1	1	
WDT Time-out	0	u	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

A WDT time-out will occur regardless of the status of the $\overline{\text{TO}}$ bit. A SLEEP instruction will be executed, regardless of the status of the $\overline{\text{PD}}$ bit. Table 7-8 reflects the status of $\overline{\text{TO}}$ and $\overline{\text{PD}}$ after the corresponding event.


Table 7-5 lists the reset conditions for the special function registers, while Table 7-6 lists the reset conditions for all the registers.

7.8 Reset on Brown-Out

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.


To reset PIC16C5X devices when a brown-out occurs, external brown-out protection circuits may be built (Figure 7-14 and Figure 7-15).

FIGURE 7-14: BROWN-OUT PROTECTION CIRCUIT 1



This circuit will activate reset when VDD goes below Vz + 0.7V (where Vz = Zener voltage).

FIGURE 7-15: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

7.9 Power-Down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

7.9.1 SLEEP

The Power-Down mode is entered by executing a ${\tt SLEEP}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the $\overline{\text{TO}}$ bit (STATUS<4>) is set, the $\overline{\text{PD}}$ bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR/VPP pin low.

For lowest current consumption while powered down, the TOCKI input should be at VDD or Vss and the MCLR/VPP pin must be at a logic high level (VIHMC).

7.9.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- An external reset input on MCLR/VPP pin.
- A Watchdog Timer time-out reset (if WDT was enabled).

Both of these events cause a device reset. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits can be used to determine the cause of device reset. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up). The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked.

The WDT is cleared when the device wakes from sleep, regardless of the wake-up source.

7.10 Code Protection

The program memory can be code protected by selecting the code protect option when programming the device.

In a code protected mode, the configuration word will not be protected, allowing reading of all bits.

For EPROM devices, program memory locations 40h and above cannot be further programmed. However, the first 64 locations, 00h-3Fh, may be programmed. These locations are not considered "secure".

7.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower four bits of the ID locations and always program the upper eight bits as '1's.

number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.

PIC16C5X

NOTES:

8.0 INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)


All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μs . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μs .

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS



PIC16C5X

TABLE 8-2: INSTRUCTION SET SUMMARY

Mnemonic,				12-	12-Bit Opcode		Status	
Operands		Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	_	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A	ND CO	NTROL OPERATIONS						
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	k	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP	_	Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except forgoto. (Section 4.5)

^{2:} When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{3:} The instruction TRIS f, where f = 5, 6, or 7 causes the contents of the W register to be written to the tristate latches of PORTA, B or C, respectively. A '1' forces the pin to a hi-impedance state and disables the output buffers.

^{4:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

ADDWF	Add W and f			
Syntax:	[label] ADDWF f,d			
Operands:	$0 \le f \le 31$ $d \in [0,1]$			
Operation:	$(W) + (f) \to (dest)$			
Status Affected:	C, DC, Z			
Encoding:	0001 11df ffff			
Description:	Add the contents of the W register and register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example:	ADDWF FSR, 0			
Before Instru W = FSR =	0x17			
After Instruc W = FSR =	0xD9			

ANDLW	And literal with	h W		
Syntax:	[label] ANDLV	V k		
Operands:	$0 \le k \le 255$			
Operation:	(W).AND. (k) -	→ (W)		
Status Affected:	Z			
Encoding:	1110 kkkk	kkkk		
Description:	The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.			
Words:	1			
Cycles:	1			
Example:	ANDLW 0x5F			
Before Instru	ction			
W =	0xA3			
After Instruc W =	ion 0x03			

ANDWF	AND W with f				
Syntax:	[label] ANDWF f,d				
Operands:	$0 \le f \le 31$ $d \in [0,1]$				
Operation:	(W) .AND. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	0001 01df ffff				
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	ANDWF FSR, 1				
Before Instru W = FSR =	0x17				
After Instruct W = FSR =	0x17				

BCF	Bit Clear	r f		
Syntax:	[label] BCF f,b			
Operands:	$0 \le f \le 31$ $0 \le b \le 7$			
Operation:	$0 \rightarrow (f < b$	>)		
Status Affected:	None			
Encoding:	0100	bbbf	ffff	
Description:	Bit 'b' in register 'f' is cleared.			
Words:	1			
Cycles:	1			
Example:	BCF	FLAG_REG	€, 7	
Before Instruction FLAG_REG = 0xC7				
After Instruct	tion			

 $FLAG_REG = 0x47$

PIC16C5X

BSF	Bit Set f				
Syntax:	[label] [[label] BSF f,b			
Operands:	$0 \le f \le 31$ $0 \le b \le 7$	$0 \le f \le 31$ $0 \le b \le 7$			
Operation:	$1 \rightarrow (f < b)$	>)			
Status Affected:	None				
Encoding:	0101	bbbf	ffff		
Description:	Bit 'b' in register 'f' is set.				
Words:	1				
Cycles:	1				
Example:	BSF	FLAG_REC	≩, 7		
Before Instruction FLAG_REG = 0x0A					
After Instruction FLAG_REG = 0x8A					

BTFSC	Bit	Test	f, Skip if	Clear		
Syntax:		[label] BTFSC f,b				
Operands:		$0 \le f \le 31$ $0 \le b \le 7$				
Operation	า:	skip	if (f<	(b>)=0		
Status Af	fected:	Nor	ne			
Encoding	:	01	.10	bbbf	ffff	
Description	on:			register 'in is skippe	f' is 0 then t d.	the next
		If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and an NOP is executed instead, making this a 2 cycle instruction.				
Words:		1				
Cycles:		1(2)			
		HER FAL TRU	SE	BTFSC GOTO •	FLAG,1 PROCESS	_CODE
Befo	ctior	n =	address	(HERE)		
After Instruction if FLAG<1> PC if FLAG<1> PC		1>	= = = =	0, address (1, address (

BTFSS	Bit Test	f, Skip i	f Set	
Syntax:	[label]	BTFSS	f,b	
Operands:	$0 \le f \le 31$ $0 \le b < 7$			
Operation:	skip if (f) = 1		
Status Affected:	None			
Encoding:	0111	bbbf	ffff	
Description:	instruction If bit 'b' is fetched d execution	n is skipp '1', then the uring the i, is disca instead, r	f' is '1' then ted. the next instruction current instruction and an making this a	ruction uction NOP is
Words:	1			
Cycles:	1(2)			
Example:		BTFSS GOTO •	FLAG,1 PROCESS_C	ODE!
	•			
Before Instru PC	ction =	address	(HERE)	
After Instruct If FLAG< PC if FLAG< PC	1> = =	0, address 1, address	(FALSE);	

CALL	Subroutine Call			
Syntax:	[label] CALL k			
Operands:	$0 \le k \le 255$			
Operation:	(PC) + 1 \rightarrow Top of Stack; k \rightarrow PC<7:0>; (STATUS<6:5>) \rightarrow PC<10:9>; 0 \rightarrow PC<8>			
Status Affected:	None			
Encoding:	1001 kkkk kkkk			
Description:	Subroutine call. First, return addres (PC+1) is pushed onto the stack. T eight bit immediate address is load into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA-TUS<6:5>, PC<8> is cleared. CALI a two cycle instruction.	he ed		
Words:	1			
Cycles:	2			
Example:	HERE CALL THERE			
Before Instru PC =	action address (HERE)			
After Instruc PC = TOS =				

CLRF	Clear f				
Syntax:	[label]	CLRF f			
Operands:	$0 \le f \le 3$	1			
Operation:	$00h \rightarrow (1 \rightarrow Z)$	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z				
Encoding:	0000	011f	ffff		
Description:	The contents of register 'f' are cleared and the Z bit is set.				
Words:	1				
Cycles:	1				
Example:	CLRF	FLAG_REC	3		
Before Instru FLAG_R		0x5A			
After Instruc FLAG_R Z		0x00 1			

CLRW	Clear W			
Syntax:	[label] CLRW			
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow (W); \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	0000 0100 0000			
Description:	The W register is cleared. Zero bit (Z) is set.			
Words:	1			
Cycles:	1			
Example:	CLRW			
Before Instru W =	uction 0x5A			
After Instruct W = Z =	tion 0x00 1			

CLRWDT	Clear Watchdog Timer	
Syntax:	[label] CLRWDT	
Operands:	None	
Operation:	00h \rightarrow WDT; 0 \rightarrow WDT prescaler (if assigned); 1 \rightarrow $\overline{\text{TO}}$; 1 \rightarrow $\overline{\text{PD}}$	
Status Affected:	TO, PD	
Encoding:	0000 0000 0100	
Description:	The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set.	
Words:	1	
Cycles:	1	
Example:	CLRWDT	
Before Instru WDT co	2011011	
After Instruct WDT col WDT pre TO PD	unter = 0x00	

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(\bar{f}) o (dest)$
Status Affected:	Z
Encoding:	0010 01df ffff
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	COMF REG1,0
Before Instru REG1	uction = 0x13
After Instruc REG1 W	tion = 0x13 = 0xEC

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{aligned} 0 &\leq f \leq 31 \\ d &\in \left[0,1\right] \end{aligned}$
Operation:	$(f)-1 \rightarrow (dest)$
Status Affected:	Z
Encoding:	0000 11df ffff
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	DECF CNT, 1
Before Instru CNT Z	= 0x01 = 0
After Instruc CNT Z	ion = 0x00 = 1

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(f) $-1 \rightarrow d$; skip if result = 0
Status Affected:	None
Encoding:	0010 11df ffff
Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE •
	•
Before Instru PC	uction = address (HERE)
After Instruc CNT if CNT PC if CNT PC	tion = CNT - 1; = 0, = address (CONTINUE); ≠ 0, = address (HERE+1)
GOTO	Unconditional Branch
Syntax:	[label] GOTO k
Operands:	0 ≤ k ≤ 511
Operation:	$k \rightarrow PC < 8:0>$; STATUS<6:5> $\rightarrow PC < 10:9>$
Status Affected:	None
Encoding:	101k kkkk kkkk
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.

Words:

Cycles:

Example:

1

2

After Instruction

GOTO THERE

PC = address (THERE)

INCF	Increment f			
Syntax:	[label] INCF f,d			
Operands:	$0 \le f \le 31$ $d \in [0,1]$			
Operation:	$(f) + 1 \rightarrow (dest)$			
Status Affected:	Z			
Encoding:	0010 10df ffff			
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.			
Words:	1			
Cycles:	1			
Example:	INCF CNT, 1			
Before Instru CNT Z	uction = 0xFF = 0			
After Instruc CNT Z	tion = 0x00 = 1			

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0
Status Affected:	None
Encoding:	0011 11df ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruction, which is already fetched, is discarded and an NOP is executed instead making it a two cycle instruction.
Words:	1
Cycles:	1(2)
Example:	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •
Before Instru	uction
PC	= address (HERE)
After Instruc CNT if CNT PC	tion = CNT + 1; = 0, = address (CONTINUE);

address (HERE +1)

IORLW	Inclusive OR literal with W
Syntax:	[label] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $(k) \rightarrow (W)$
Status Affected:	Z
Encoding:	1101 kkkk kkkk
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	IORLW 0x35
Before Instru W =	oction 0x9A
After Instruct W = Z =	ion 0xBF 0

IORWF	Inclusive OR W with f		
Syntax:	[label] IORWF f,d		
Operands:	$\begin{aligned} 0 &\leq f \leq 31 \\ d &\in [0,1] \end{aligned}$		
Operation:	(W).OR. (f) \rightarrow (dest)		
Status Affected:	Z		
Encoding:	0001 00df ffff		
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.		
Words:	1		
Cycles:	1		
Example:	IORWF RESULT, 0		
Before Instru RESULT W After Instruct RESULT W Z	= 0x13 = 0x91 ion		

if CNT ≠

PC

PIC16C5X

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	$(f) \to (dest)$
Status Affected:	Z
Encoding:	0010 00df ffff
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
After Instruct W =	ion value in FSR register

MOVLW	Nove Literal to W	
Syntax:	[label] MOVLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k \rightarrow (W)$	
Status Affected:	None	
Encoding:	1100 kkkk kkkk	
Description:	The eight bit literal 'k' is loaded into the W register. The don't cares will assemble as 0s.	
Words:	1	
Cycles:	1	
Example:	MOVLW 0x5A	
After Instruct W =	ion 0x5A	

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 31$
Operation:	(W) o (f)
Status Affected:	None
Encoding:	0000 001f ffff
Description:	Move data from the W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF TEMP_REG
Before Instru TEMP_R W	
After Instruc TEMP_R W	

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No operation			
Status Affected:	None			
Encoding:	0000	0000	0000	
Description:	No operation.			
Words:	1			
Cycles:	1			
Example:	NOP			

OPTION	Load OF	TION Re	gister	
Syntax:	[label]	OPTION		
Operands:	None			
Operation:	$(W) \rightarrow O$	PTION		
Status Affected:	None			
Encoding:	0000	0000	0010	
Description:		ent of the V PTION reg	/ register is load lister.	ded
Words:	1			
Cycles:	1			
Example	OPTION			
Before Instru	Before Instruction			
W	= 0x07			
After Instruct				

RETLW	Return with Literal in W		
Syntax:	[label] RETLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$\begin{array}{l} k \rightarrow (W); \\ TOS \rightarrow PC \end{array}$		
Status Affected:	None		
Encoding:	1000 kkkk kkkk		
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example:	CALL TABLE ;W contains ;table offset ;value. • ;W now has table ;value.		
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW kn ; End of table		
Before Instru W =	0x07		
After Instruct W =	ion value of k8		

```
RLF
                  Rotate Left f through Carry
Syntax:
                  [label] RLF f,d
                  0 \le f \le 31
Operands:
                  d \in [0,1]
Operation:
                  See description below
Status Affected:
                  С
Encoding:
                    0011
                             01df
                                       ffff
Description:
                  The contents of register 'f' are rotated
                  one bit to the left through the Carry
                  Flag. If 'd' is 0 the result is placed in the
                  W register. If 'd' is 1 the result is stored
                  back in register 'f'.
                        С
                                  register 'f'
Words:
Cycles:
                            REG1,0
Example:
                  RLF
    Before Instruction
         REG1
                       1110 0110
         С
                       0
    After Instruction
         REG1
                       1110 0110
                  =
         W
                       1100 1100
         С
                       1
```

RRF	Rotate Right f through Carry		
Syntax:	[label] RRF f,d		
Operands:	$0 \le f \le 31$ $d \in [0,1]$		
Operation:	See description below		
Status Affected:	С		
Encoding:	0011 00df ffff		
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. C register 'f'		
Words:	1		
Cycles:	1		
Example:	RRF REG1,0		
Before Instru REG1 C	action = 1110 0110 = 0		
After Instruction			
REG1 W	= 1110 0110 = 0111 0011		

0

С

SLEEP	Enter SLEEP Mode	SUBWF	Subtract W from f
Syntax:	[label] SLEEP	Syntax:	[label] SUBWF f,d
Operands:	None	Operands:	$0 \le f \le 31$ $d \in [0,1]$
Operation:	00h → WDT; 0 → WDT prescaler; 1 → TO;	Operation:	$(f)-(W)\to (dest)$
	$0 \rightarrow \overline{PD}$	Status Affected:	C, DC, Z
Status Affected:	TO, PD	Encoding:	0000 10df ffff
Encoding: Description:	0000 0000 0011 Time-out status bit (TO) is set. The power down status bit (PD) is cleared.	Description:	Subtract (2's complement method) the W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
	The WDT and its prescaler are	Words:	1
	cleared. The processor is put into SLEEP mode	Cycles:	1
	with the oscillator stopped. See sec-	Example 1:	SUBWF REG1, 1
	tion on SLEEP for more details.	Before Instru	uction
Words:	1	REG1 W	= 3
Cycles:	1	VV C	= 2 = ?
Example:	SLEEP	After Instruc	tion
		REG1	= 1
		W C	= 2 = 1 ; result is positive
		Example 2:	
		Before Instru REG1 W C After Instruc REG1	= 2 = 2 = ?
		W	= 2
		С	= 1 ; result is zero

Example 3:

Before Instruction REG1 W

С After Instruction REG1 W

2

2

; result is negative

SWAPF	Swap Ni	bbles in	f	
Syntax:	[label]	SWAPF	f,d	
Operands:	$0 \le f \le 31$ $d \in [0,1]$			
Operation:	$(f<3:0>) \rightarrow (dest<7:4>);$ $(f<7:4>) \rightarrow (dest<3:0>)$			
Status Affected:	None			
Encoding:	0011	10df	ffff	
Description:	'f' are exch	nanged. If <i>N</i> register.	nibbles of 'd' is 0 the If 'd' is 1 th	result is
Words:	1			
Cycles:	1			
Example	SWAPF	REG1,	0	
Before Instru REG1	uction = 0xA5	i		
After Instruct REG1 W	tion = 0xA5 = 0X5A			

TRIS	Load TRIS Register		
Syntax:	[label] TRIS f		
Operands:	f = 5, 6 or 7		
Operation:	(W) \rightarrow TRIS register f		
Status Affected:	None		
Encoding:	0000 0000 Offf		
Description:	TRIS register 'f' (f = 5, 6, or 7) is loaded with the contents of the W register		
Words:	1		
Cycles:	1		
Example	TRIS PORTA		
Before Instru	struction		
W	= 0XA5		
After Instruc TRISA			

XORLW	Exclusiv	Exclusive OR literal with W		
Syntax:	[label]	XORLW	k	
Operands:	$0 \le k \le 2$	55		
Operation:	(W) .XOF	$R. k \rightarrow (M)$	/)	
Status Affected:	Z			
Encoding:	1111	kkkk	kkkk	
Description:		nts of the hith the eight aced in the	nt bit litera	I 'k'. The
Words:	1			
Cycles:	1			
Example:	XORLW	0xAF		
Before Instru W =	uction 0xB5			
After Instruc W =	tion 0x1A			

XORWF	Exclusiv	e OR W	with f	
Syntax:	[label]	XORWF	f,d	
Operands:	$0 \le f \le 3^{n}$ $d \in [0,1]$	•		
Operation:	(W) .XOI	R. (f) \rightarrow (c	dest)	
Status Affected:	Z			
Encoding:	0001	10df	ffff	
Description:	register w result is st	OR the co ith register tored in the alt is stored	'f'. If 'd' is W registe	0 the er. If 'd' is
Words:	1			
Cycles:	1			
Example	XORWF	REG,1		
Before Insti REG W	ruction = 0xAF = 0xB5			
After Instruc REG W	ction = 0x1A = 0xB5	=		

PIC16C5X

NOTES:

9.0 **DEVELOPMENT SUPPORT**

9.1 **Development Tools**

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MATE™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- MPASM Assembler
- MPSIM Software Simulator
- C Compiler (MP-C)
- Fuzzy logic development system (fuzzyTECH®-MP)

PICMASTER High Performance 9.2 **Universal In-Circuit Emulator with MPLAB IDE**

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families. PICMASTER is supplied with the MPLAB™ Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. A **PICMASTER** System configuration in Figure 9-1.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 platform (and better) machine and Microsoft® Windows® 3.x environment was chosen to best make these features available to you, the

The PICMASTER Universal Emulator System consists primarily of four major components:

- · Host-Interface Card
- · Emulator Control Pod
- Target-Specific Emulator Probe
- PC-Host Emulation Control Software

The Windows operating system allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window.

PC-Host Emulation Control software takes full advantage of Dynamic Data Exchange (DDE), a feature of Windows. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows, as many as four PICMASTER emulators can be run simultaneously from the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

The PICMASTER probes specifications are shown in Table 9-1.




TABLE 9-1: PICMASTER PROBE SPECIFICATION

	DICMACTED	PROBE		
Devices	PICMASTER PROBE	Maximum Frequency	Operating Voltage	
PIC16C54	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16C54A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR54	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR54A	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16CR54B	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C55	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR55	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C56	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR56	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C57	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR57A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR57B	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C58A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR58A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR58B	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C61	PROBE-16G	10 MHz	4.5V - 5.5V	
PIC16C62	PROBE-16E	10 MHz	4.5V - 5.5V	
PIC16C62A	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16CR62	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C63	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C64	PROBE-16E	10 MHz	4.5V - 5.5V	
PIC16C64A	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16CR64	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	

TABLE 9-1: PICMASTER PROBE SPECIFICATION

	DICMACTED	PROBE		
Devices	PICMASTER PROBE	Maximum Frequency	Operating Voltage	
PIC16C65	PROBE-16F	10 MHz	4.5V - 5.5V	
PIC16C65A	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C620	PROBE-16H	10 MHz	4.5V - 5.5V	
PIC16C621	PROBE-16H	10 MHz	4.5V - 5.5V	
PIC16C622	PROBE-16H	10 MHz	4.5V - 5.5V	
PIC16C70	PROBE-16B ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C71	PROBE-16B	10 MHz	4.5V - 5.5V	
PIC16C71A	PROBE-16B ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C72	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C73	PROBE-16F	10 MHz	4.5V - 5.5V	
PIC16C73A	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C74	PROBE-16F	10 MHz	4.5V - 5.5V	
PIC16C74A	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C83	PROBE-16C	10 MHz	4.5V - 5.5V	
PIC16C84	PROBE-16C	10 MHz	4.5V - 5.5V	
PIC17C42	PROBE-17B	20 MHz	4.5V - 5.5V	
PIC17C43	PROBE-17B	20 MHz	4.5V - 5.5V	
PIC17C44	PROBE-17B	20 MHz	4.5V - 5.5V	

Note 1: This PICMASTER probe can be used to functionally emulate the device listed in the previous column. Contact your Microchip sales office for details.

9.3 PRO MATE Universal Programmer

The PRO MATE Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode

In PC-hosted mode, the PRO MATE connects to the PC via one of the COM (RS-232) ports. PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of bit configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (Intel[®] hex format) are some of the features of the software. Essential commands such as read, verify, program and blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MATE has a modular "programming socket module". Different socket modules are required for different processor types and/or package types.

PRO MATE supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

9.4 <u>PICSTART Low-Cost Development</u> <u>System</u>

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. A PC-based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. PICSTART is not recommended for production programming.

9.5 <u>PICDEM-1 Low-Cost PIC16/17</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

9.6 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

9.7 MPLAB Integrated Development Environment Software

The MPLAB Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator (available soon)
- · A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- edit your source files (either assembly or "C")
- one touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- · debug using:
 - source files
 - absolute listing file
- transfer data dynamically via DDE (soon to be replaced by OLE)
- · run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator (available soon) allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

9.8 MPASM Assembler

The MPASM Cross Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC16C5X, PIC16CXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

- Data Directives are those that control the allocation of memory and provide a way to refer to data items symbolically (i.e., by meaningful names).
- Control Directives control the MPASM listing display. They allow the specification of titles and sub-titles, page ejects and other listing control. This eases the readability of the printed output file.
- Conditional Directives permit sections of conditionally assembled code. This is most useful where additional functionality may wished to be added depending on the product (less functionality for the low end product, then for the high end product). Also this is very helpful in the debugging of a program.
- Macro Directives control the execution and data allocation within macro body definitions. This makes very simple the re-use of functions in a program as well as between programs.

9.9 MPSIM Software Simulator

The MPSIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode. MPSIM fully supports symbolic debugging using MP-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

9.10 MP-C C Compiler

The MP-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the PICMASTER Universal Emulator memory display (PICMASTER emulator software versions 1.13 and later).

The MP-C Code Development System is supplied directly by Byte Craft Limited of Waterloo, Ontario, Canada. If you have any questions, please contact your regional Microchip FAE or Microchip technical support personnel at (602) 786-7627.

9.11 <u>fuzzyTECH-MP Fuzzy Logic</u> <u>Development System</u>

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, edition for implementing more complex systems.

Both versions include Microchip's $fuzzyLAB^{TM}$ demonstration board for hands-on experience with fuzzy logic systems implementation.

9.12 <u>Development Systems</u>

For convenience, the development tools are packaged into comprehensive systems as listed in Table 9-2.

TABLE 9-2: DEVELOPMENT SYSTEM PACKAGES

Item	Name	System Description
1.	PICMASTER System	PICMASTER In-Circuit Emulator, PRO MATE Programmer, Assembler, Software Simulator, Samples and your choice of Target Probe.
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples.
3.	PRO MATE System	PRO MATE Universal Programmer, full featured stand-alone or PC-hosted programmer, Assembler, Simulator

PIC16C5X

NOTES:

10.0 ELECTRICAL CHARACTERISTICS - PIC16C54/55/56/57

Absolute Maximum Ratings†

Ambient Temperature under bias	–55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0V to +7.5\
Voltage on MCLR with respect to Vss ⁽²⁾	0V to +14\
Voltage on all other pins with respect to Vss	0.6V to (VDD + 0.6V
Total Power Dissipation ⁽¹⁾	800 mV
Max. Current out of Vss pin	150 m/
Max. Current into VDD pin	50 m
Max. Current into an input pin (T0CKI only)	±500 μΑ
Input Clamp Current, Iik (VI < 0 or VI > VDD)	±20 m/
Output Clamp Current, IOK (V0 < 0 or V0 > VDD)	±20 m/
Max. Output Current sunk by any I/O pin	25 m/
Max. Output Current sourced by any I/O pin	20 m/
Max. Output Current sourced by a single I/O port (PORTA, B or C)	40 m/
Max. Output Current sunk by a single I/O port (PORTA, B or C)	50 m/s
Note 1: Power Dissipation is calculated as follows: Pdis = VDD x {IDD $-\sum$ ID	OH} + $\sum \{(VDD - VOH) \times IOH\} + \sum (VOL \times IOL)$
Note 2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents great a series resistor of 50 to 100 Ω should be used when applying a pulling this pin directly to Vss	· · · · · · · · · · · · · · · · · · ·

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 10-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS (RC, XT & 10) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C5X-RC	PIC16C5X-XT	PIC16C5X-10
RC	VDD: 3.0 V to 6.2 V IDD: 3.3 mA max. at 5. V IPD: 9 μA max. at 3.0 V, WDT dis Freq: 4 MHz max.	N/A	N/A
ХТ	VDD: 3.0V to 6.25V IDD: 1.8 mA typ. at 5.5V IPD: 0.6 µA typ. at 3.0V WDT dis Freq: 4 MHz max.	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.	N/A
HS	VDD: 4.5V to 5.5V IDD: 9.0 mA typ. at 5.5V IPD: 0.6 μA typ. at 3.0V WDT dis Freq: 20 MHz max.	N/A	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 10 MHz max.
LP	VDD: 2.5V to 6.25V IDD: 15 μ A typ. at 3.0V IPD: 0.6 μ A typ. at 3.0V, WDT dis Freq: 40 kHz max.	VDD: 2.5V to 6.25V IDD: 15 μ A typ. at 3.0V IPD: 0.6 μ A typ. at 3.0V, WDT dis Freq: 40 kHz max.	VDD: 2.5V to 6.25V IDD: 15 μ A typ. at 3.0V IPD: 0.6 μ A typ. at 3.0V, WDT dis Freq: 40 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

TABLE 10-2: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS (HS, LP & JW) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C5X-HS	PIC16C5X-LP	PIC16C5X/JW
RC	N/A	N/A	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.
хт	N/A	N/A	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 20 MHz max.	N/A	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 20 MHz max.
LP	VDD: 2.5V to 6.25V IDD: 15 μA typ. at 3.0V IPD: 0.6 μA typ. at 3.0V, WDT dis Freq: 40 kHz max.	VDD: $2.5V$ to $6.25V$ IDD: $32~\mu\text{A}$ max. at $32~\text{kHz}$, $3.0V$ IPD: $9~\mu\text{A}$ max. at $3.0V$, WDT dis Freq: $40~\text{kHz}$ max.	VDD: 2.5V to 6.25V IDD: 32 μ A max. at 32 kHz, 3.0V IPD: 9 μ A max. at 3.0V, WDT dis Freq: 40 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

10.1 DC Characteristics: PIC16C5X-RC, XT, 10, HS, LP (Commercial)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	VDD							
PIC16C5X-RC		3.0		6.25	V	Fosc = DC to 4 MHz		
PIC16C5X-XT		3.0		6.25	V	Fosc = DC to 4 MHz		
PIC16C5X-10		4.5		5.5	V	Fosc = DC to 10 MHz		
PIC16C5X-HS		4.5		5.5	V	Fosc = DC to 20 MHz		
PIC16C5X-LP		2.5		6.25	V	Fosc = DC to 40 kHz		
RAM Data Retention Voltage ⁽²⁾	VDR		1.5*		V	Device in SLEEP Mode		
VDD Start Voltage to ensure Power-On Reset	VPOR		Vss		V	See Section 7.4 for details on Power-On Reset		
VDD Rise Rate to ensure Power-On Reset	SVDD	0.05*			V/ms	See Section 7.4 for details on Power-On Reset		
Supply Current ⁽³⁾	IDD							
PIC16C5X-RC ⁽⁴⁾			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5X-XT			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5X-10			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
PIC16C5X-HS			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
			9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V		
PIC16C5X-LP			15	32	μΑ	Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
Power Down Current ⁽⁵⁾	IPD							
			4.0	12	μΑ	VDD = 3.0V, WDT enabled		
			0.6	9	μΑ	VDD = 3.0V, WDT disabled		

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in $k\Omega$.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

10.2 DC Characteristics: PIC16C5XI-RC, XT, 10, HS, LP (Industrial)

DC Characteristics Power Supply Pins						(unless otherwise specified) A ≤ +85°C
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage	VDD					
PIC16C5XI-RC		3.0		6.25	V	Fosc = DC to 4 MHz
PIC16C5XI-XT		3.0		6.25	V	Fosc = DC to 4 MHz
PIC16C5XI-10		4.5		5.5	V	Fosc = DC to 10 MHz
PIC16C5XI-HS		4.5		5.5	V	Fosc = DC to 20 MHz
PIC16C5XI-LP		2.5		6.25	V	Fosc = DC to 40 kHz
RAM Data Retention Voltage ⁽²⁾	VdR		1.5*		V	Device in SLEEP mode
VDD Start Voltage to ensure Power-On Reset	VPOR		Vss		V	See Section 7.4 for details on Power-On Reset
VDD Rise Rate to ensure Power-On Reset	SVDD	0.05*			V/ms	See Section 7.4 for details on Power-On Reset
Supply Current ⁽³⁾	IDD					
PIC16C5XI-RC ⁽⁴⁾			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V
PIC16C5XI-XT			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V
PIC16C5XI-10			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V
PIC16C5XI-HS			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V
			9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V
PIC16C5XI-LP			19	40	μΑ	Fosc = 32 kHz, Vdd = 3.0V, WDT disabled
Power Down Current ⁽⁵⁾	IPD					
			5.0	14	μΑ	VDD = 3.0V, WDT enabled
			0.6	12	μΑ	VDD = 3.0V, WDT disabled

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in $k\Omega$.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

10.3 DC Characteristics: PIC16C5XE-RC, XT, 10, HS, LP (Automotive)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	VDD							
PIC16C5XE-RC		3.25		6.0	V	Fosc = DC to 4 MHz		
PIC16C5XE-XT		3.25		6.0	V	Fosc = DC to 4 MHz		
PIC16C5XE-10		4.5		5.5	V	Fosc = DC to 10 MHz		
PIC16C5XE-HS		4.5		5.5	V	Fosc = DC to 16 MHz		
PIC16C5XE-LP		2.5		6.0	V	Fosc = DC to 40 kHz		
RAM Data Retention Voltage ⁽²⁾	VDR		1.5*		V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-On Reset	VPOR		Vss		V	See Section 7.4 for details on Power-On Reset		
VDD rise rate to ensure Power-On Reset	SVDD	0.05*			V/ms	See Section 7.4 for details on Power-On Reset		
Supply Current ⁽³⁾	IDD							
PIC16C5XE-RC ⁽⁴⁾			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5XE-XT			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V		
PIC16C5XE-10			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
PIC16C5XE-HS			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
			9.0	20	mA	Fosc = 16 MHz, VDD = 5.5V		
PIC16C5XE-LP			25	55	μΑ	Fosc = 32 kHz, VDD = 3.25V, WDT disabled		
Power Down Current ⁽⁵⁾	IPD							
			5.0	22	μΑ	VDD = 3.25V, WDT enabled		
			0.8	18	μΑ	VDD = 3.25V, WDT disabled		

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in $k\Omega$.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

10.4 <u>DC Characteristics:</u> <u>PIC16C5X-RC, XT, 10, HS, LP (Commercial)</u> <u>PIC16C5XI-RC, XT, 10, HS, LP (Industrial)</u>

DC Characteristics All Pins Except Power Supply Pins Standard Operating Conditions (unless otherwise specified)

Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)

 $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial)

Operating Voltage VDD range is described in Section 10.1, Section 10.2 and $\bar{\ }$

Section 10.3.

Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger)	VIL	Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD	V V V	Pin at hi-impedance
OSC1 (Schmitt Trigger)		VSS VSS VSS		0.15 VDD 0.15 VDD 0.3 VDD	V V	PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	ViH	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD	V V V V V	For all $V_{DD}^{(5)}$ $4.0V < V_{DD} \le 5.5V^{(5)}$ $V_{DD} > 5.5V$ PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*			V	
Input Leakage Current ^(2,3) I/O ports MCLR	lıL	-1 -5	0.5	+1	μA μA	For VDD ≤ 5.5V VSS ≤ VPIN ≤ VDD, Pin at hi-impedance VPIN = VSS + 0.25V
TOCKI OSC1		-3 -3	0.5 0.5 0.5	+5 +3 +3	μΑ μΑ μΑ	VPIN = VDD VSS ≤ VPIN ≤ VDD VSS ≤ VPIN ≤ VDD, PIC16C5X-XT, 10, HS, LP
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	VDD - 0.7 VDD - 0.7			V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

^{2:} The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

^{3:} Negative current is defined as coming out of the pin.

^{4:} For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

^{5:} The user may use the better of the two specifications.

10.5 DC Characteristics: PIC16C5X-RC, XT, 10, HS, LP (Automotive)

DC Characteristics
All Pins Except
Power Supply Pins

Standard Operating Conditions (unless otherwise specified)

Operating Temperature −40°C ≤ TA ≤ +125°C

Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3.

		Section 10.3	·-			
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage	VIL					
I/O ports		Vss		0.15 VDD	V	Pin at hi-impedance
MCLR (Schmitt Trigger)		Vss		0.15 VDD	V	·
T0CKI (Schmitt Trigger)		Vss		0.15 VDD	V	
OSC1 (Schmitt Trigger)		Vss		0.15 VDD	V	PIC16C5X-RC only ⁽⁴⁾
		Vss		0.3 VDD	V	PIC16C5X-XT, 10, HS, LP
Input High Voltage	VIH					
I/O ports		0.45 VDD		VDD	V	For all VDD ⁽⁵⁾
		2.0		Vdd	V	$4.0V < VDD \le 5.5V^{(5)}$
		0.36 VDD		VDD	V	VDD > 5.5 V
MCLR (Schmitt Trigger)		0.85 VDD		Vdd	V	
T0CKI (Schmitt Trigger)		0.85 VDD		Vdd	V	
OSC1 (Schmitt Trigger)		0.85 VDD		Vdd	V	PIC16C5X-RC only ⁽⁴⁾
		0.7 VDD		VDD	V	PIC16C5X-XT, 10, HS, LP
Hysteresis of Schmitt	VHYS	0.15VDD*			V	
Trigger inputs						
Input Leakage Current (2,3)	lıL					For VDD ≤ 5.5 V
I/O ports		–1	0.5	+1	μΑ	$Vss \le Vpin \le Vdd$,
						Pin at hi-impedance
MCLR		- 5			μΑ	VPIN = VSS + 0.25V
			0.5	+5	μΑ	VPIN = VDD
T0CKI		-3	0.5	+3	μΑ	$Vss \le Vpin \le Vdd$
OSC1		-3	0.5	+3	μΑ	$Vss \le Vpin \le Vdd$,
						PIC16C5X-XT, 10, HS, LP
Output Low Voltage	Vol					
I/O ports				0.6	V	IOL = 8.7 mA, VDD = 4.5V
OSC2/CLKOUT				0.6	V	IOL = 1.6 mA, VDD = 4.5V,
						PIC16C5X-RC
Output High Voltage	Voн					
I/O ports ⁽³⁾		VDD - 0.7			V	IOH = -5.4 mA, VDD = 4.5V
OSC2/CLKOUT		VDD - 0.7			V	IOH = -1.0 mA, VDD = 4.5V, PIC16C5X-RC
					l	1

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
- 3: Negative current is defined as coming out of the pin.
- 4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.

10.6 <u>Timing Parameter Symbology and Load Conditions</u>


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

Т				
F	Frequency	Т	Time	
Lower	case subscripts (pp) and their meanings	S:		
рр				
2	to	mc	MCLR	
ck	CLKOUT	osc	oscillator	
су	cycle time	os	OSC1	
drt	device reset timer	t0	T0CKI	
io	I/O port	wdt	watchdog timer	
Upper	case letters and their meanings:			
S				
F	Fall	P	Period	
Н	High	R	Rise	
1	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	

FIGURE 10-1: LOAD CONDITIONS - PIC16C54/55/56/57



10.7 <u>Timing Diagrams and Specifications</u>

FIGURE 10-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57




TABLE 10-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Characteristics Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial), $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial), $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (automotive)

Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	Fosc	External CLKIN Frequency(2)	DC	_	4	MHz	RC osc mode
			DC	_	4	MHz	XT osc mode
			DC	_	10	MHz	10 MHz mode
			DC	_	20	MHz	HS osc mode (Com/Indust)
			DC	_	16	MHz	HS osc mode (Automotive)
			DC	_	40	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾	DC	_	4	MHz	RC osc mode
			0.1	_	4	MHz	XT osc mode
			4	_	10	MHz	10 MHz mode
			4	_	20	MHz	HS osc mode (Com/Indust)
			4	_	16	MHz	HS osc mode (Automotive)
			DC	_	40	kHz	LP osc mode

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- 3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

TABLE 10-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57 (CON'T)

AC Characteristics Standard Operating Conditions (unless otherwise specified)

Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial),

 $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (industrial)},$

 $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (automotive)

Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	RC osc mode
			250	_	_	ns	XT osc mode
			100	_	_	ns	10 MHz mode
			50	_	_	ns	HS osc mode (Com/Indust)
			62.5	_	_	ns	HS osc mode (Automotive)
			25	_	_	μs	LP osc mode
		Oscillator Period ⁽²⁾	250	_	_	ns	RC osc mode
			250	_	10,000	ns	XT osc mode
			100	_	250	ns	10 MHz mode
			50	_	250	ns	HS osc mode (Com/Indust)
			62.5	_	250	ns	HS osc mode (Automotive)
			25	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time ⁽³⁾	_	4/Fosc	_	_	
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	_	_	ns	XT oscillator
			20*	_	_	ns	HS oscillator
			2*	_	_	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_	_	25*	ns	XT oscillator
			_	_	25*	ns	HS oscillator
			_	_	50*	ns	LP oscillator

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{2:} All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

^{3:} Instruction cycle period (TcY) equals four times the input oscillator time base period.




FIGURE 10-3: CLKOUT AND I/O TIMING - PIC16C54/55/56/57

TABLE 10-4: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Chara	cteristics		+70°C (comme +85°C (industri +125°C (autom	rcial), al), otive)		.2 and
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾	_	15	30**	ns
11	TosH2ckH	OSC1 [↑] to CLKOUT↑ ⁽²⁾	_	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	_	5	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	_	5	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	_	_	40**	ns
15	TioV2ckH	Port in valid before CLKOUT ⁽²⁾	0.25 TCY+30*	_	_	ns
16	TckH2ioI	Port in hold after CLKOUT ⁽²⁾	0*	_	_	ns
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾	_	_	100*	ns
	1			1		

TBD

TBD

TosH2ioI

TioV2osH

TioR

TioF

18

19

20

21

OSC1↑ (Q2 cycle) to Port input invalid (I/O in

Port input valid to OSC1[↑]

(I/O in setup time)

Port output rise time⁽³⁾

Port output fall time (3)

hold time)

ns

ns

ns

ns

25**

25**

10

10

^{*} These parameters are characterized but not tested.

^{**} These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{2:} Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

^{3:} See Figure 10-1 for loading conditions.

FIGURE 10-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16C54/55/56/57




TABLE 10-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54/55/56/57

AC Characteristics Standard Operating Conditions (unless otherwise specified)

Operating Temperature 0°C ≤ TA ≤

 $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial),

 $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial),

 $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (automotive)

Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100*	_	_	ns	VDD = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5.0V (Commercial)
32	TDRT	Device Reset Timer Period	9*	18*	30*	ms	VDD = 5.0V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	100*	ns	

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 10-5: TIMERO CLOCK TIMINGS - PIC16C54/55/56/57




TABLE 10-6: TIMERO CLOCK REQUIREMENTS - PIC16C54/55/56/57

AC Characteristics								
Parameter No.	Sym	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
40	TtOH	T0CKI High Pulse	Width - No Prescaler	0.5 Tcy + 20*	_	_	ns	
			- With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse V	Vidth - No Prescaler	0.5 Tcy + 20*	_	_	ns	
			- With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	_		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

11.0 DC AND AC CHARACTERISTICS - PIC16C54/55/56/57

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.

Fosc Frequency normalized to +25°C Fosc (25°C) 1.10 Rext \geq 10 k Ω 1.08 Cext = 100 pF1.06 1.04 1.02 1.00 0.98 VDD = 5.5 V0.96 0.94 VDD = 3.5 V0.92 0.90 0.88 20 0 10 25 30 40 50 60 70 T(°C)

FIGURE 11-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TABLE 11-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5 V, 25°C		
20 pF	3.3 k	4.973 MHz	± 27%	
	5 k	3.82 MHz	± 21%	
	10 k	2.22 MHz	± 21%	
	100 k	262.15 kHz	± 31%	
100 pF	3.3 k	1.63 MHz	± 13%	
	5 k	1.19 MHz	± 13%	
	10 k	684.64 kHz	± 18%	
	100 k	71.56 kHz	± 25%	
300 pF	3.3 k	660 kHz	± 10%	
	5.0 k	484.1 kHz	± 14%	
	10 k	267.63 kHz	± 15%	
	160 k	29.44 kHz	± 19%	

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5 V.

FIGURE 11-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20PF




FIGURE 11-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF




FIGURE 11-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD,
CEXT = 300 PF




FIGURE 11-5: TYPICAL IPD vs. VDD, WATCHDOG DISABLED




FIGURE 11-6: MAXIMUM IPD vs. VDD, WATCHDOG DISABLED




FIGURE 11-7: TYPICAL IPD vs. VDD, WATCHDOG ENABLED





FIGURE 11-8: MAXIMUM IPD vs. VDD, WATCHDOG ENABLED



and the operating current of the WDT logic which increases with lower temperature. At -40° C, the latter dominates

explaining the apparently anomalous behavior.

FIGURE 11-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD




FIGURE 11-10: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD





FIGURE 11-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. VDD








FIGURE 11-13: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK, -40°C TO +85°C)




FIGURE 11-14: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK -55°C TO +125°C)




FIGURE 11-15: WDT TIMER TIME-OUT PERIOD vs. VDD




FIGURE 11-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD




FIGURE 11-17: TRANSCONDUCTANCE (gm)
OF LP OSCILLATOR vs. VDD




FIGURE 11-18: IOH vs. VOH, VDD = 3 V




FIGURE 11-19: TRANSCONDUCTANCE (gm)
OF XT OSCILLATOR vs. VDD




FIGURE 11-20: IOH vs. VOH, VDD = 5 V




FIGURE 11-21: IoL vs. Vol, VDD = 3 V




TABLE 11-2: INPUT CAPACITANCE FOR PIC16C54/56

Pin	Typical Capacitance (pF)					
FIII	18L PDIP	18L SOIC				
RA port	5.0	4.3				
RB port	5.0	4.3				
MCLR	17.0	17.0				
OSC1	4.0	3.5				
OSC2/CLKOUT	4.3	3.5				
TOCKI	3.2	2.8				

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

FIGURE 11-22: IOL vs. VOL, VDD = 5 V




TABLE 11-3: INPUT CAPACITANCE FOR PIC16C55/57

	Typical Capacitance (pF)					
Pin	28L PDIP (600 mil)	28L SOIC				
RA port	5.2	4.8				
RB port	5.6	4.7				
RC port	5.0	4.1				
MCLR	17.0	17.0				
OSC1	6.6	3.5				
OSC2/CLKOUT	4.6	3.5				
T0CKI	4.5	3.5				

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

12.0 ELECTRICAL CHARACTERISTICS - PIC16CR54

Absolute Maximum Ratings†

Ambient Temperature under bias	–55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5\
Voltage on MCLR with respect to Vss ⁽²⁾	0 to +14.0\
Voltage on all other pins with respect to Vss	
Total Power Dissipation ⁽¹⁾	800 mW
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	50 mA
Max. Current into an input pin (T0CKI only)	±500 μΑ
Input Clamp Current, IIK (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOK (V0 < 0 or V0 > VDD)	
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sunk by any I/O pin	
Max. Output Current sourced by a single I/O port (PORTA or B)	
Max. Output Current sunk by a single I/O port (PORTA or B)	50 mA
Note 1: Power Dissipation is calculated as follow . PDIS = VDD x {IDD - IOH} .	
Note 2: Voltage spikes below Vss at the MCLR pin, ducing currents grate tha	n 80 m <mark>, may A</mark> use latch-up. Thus

Note 2: Voltage spikes below Vss at the MCLR pin, aducing currents great than 80 m, may cluse latch-up. Thus, a series resistor of 50 to 100Ω showers used when applying and level to the McL pin rather than pulling this pin directly to Vss.

†NOTICE: Stresses above those listed up let maximum Path as "may cause permanent damage to the device. This is a stress rating only and functional eration of the levice at those or any other conditions above those indicated in the operation listings of the specification of the implied. Expose etc. naximum rating conditions for extended periods may affect device reliability.

TABLE 12-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16CR54-RC	PIC16CR54-XT	PIC16CR54-10	PIC16CR54-HS	PIC16CR54-LP
RC	VDD: 2.5V to 6.25V IDD: 3.6 mA max at 6.0V IPD: 6 μA max at 2.5V, WDT dis Freq: 4 MHz max	N/A	N/A	N/A	N/A
XT	N/A	VDD: 2.5V to 6.25V IDD: 3.6 mA max at 6.0V IPD: 6 μA max at 2.5V, WDT dis Freq: 4 MHz max	N/A	N/A	N/A
HS	N/A	N/A	VDD: 4.5V to 5.5V IDD: 10 mA max at 5.5V IPD: 6 μA max at 2.5V, WDT dis Freq: 10 MHz max	VDD: 4.5V to 5.5V IDD: 20 mA max at 5.5V IPD: 6 µ/ nax a 2.5V, 'DT c s Freg: 20 MHz x	N/A
LP	N/A	N/A	N/A	N/A	VDL 2.00 6.25V μA max at 32 kHz, 2.0V 3D. 6 μA max at 2.5V, WDT dis Freq: 200 kHz max

The shaded sections indicate oscillator selections with should work by lesign, by are not sted. It is recommended that the user select the device type from in orn, the in unshall disections.

12.1 <u>DC Characteristics:</u> <u>PIC16CR54-RC, XT, HS, LP (Commercial)</u> <u>PIC16CR54I-RC, XT, HS, LP (Industrial)</u>

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)						
Characteristic	Sym	n Min Typ ^{(′}		Max	Units	Conditions	
Supply Voltage PIC16CR54-RC PIC16CR54-XT PIC16CR54-10 PIC16CR54-HS PIC16CR54-LP	VDD	2.5 2.5 4.5 4.5 2.0		6.25 6.25 5.5 5.5 6.25	> > > > >	Fosc = DC to 4 MHz Fosc = DC to 4 MHz Fosc = DC to 10 MHz Fosc = DC to 20 MHz Fosc = DC to 200 kHz	
RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode	
VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See Section 7.4 for details on Power-on Reset	
VDD Rise Rate to ensure Power-on Reset	SVDD	0.05*			V/ms	See Section 7.4 for details on Power-on Reset	
Supply Current ⁽³⁾ PIC16CR54-RC ⁽⁴⁾ , XT	IDD		2.0 0.8 90	3.6 1.8 350	mA mA	Fosc = 4 MHz, Vod = 6.0V Fosc = 4 MHz, Vod = 3.0V Fosc = 200 kHz, Vod = 2.5V	
PIC16CR54-10 PIC16CR54-HS		Ċ	4.8 4.8 9.0	10 10 20	mA mA mA	Fosc = 10 MHz, VDD = 5.5V Fosc = 10 MHz, VDD = 5.5V Fosc = 20 MHz, VDD = 5.5V	
PIC16CR54-LP			10.0	20 70	μA μA	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 6.0V	
Power-Down Current Commercial ⁽⁵⁾	IPD		1 2 3 5	6 8* 15 25	μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled	
Power-Down Current Industrial ⁽⁵⁾	IPD .		1 2 3 3 5	8 10* 20* 18 45	μΑ μΑ μΑ μΑ μΑ	VDD = 2.5V, WDT disabled VDD = 4.0V, WDT disabled VDD = 4.0V, WDT enabled VDD = 6.0V, WDT disabled VDD = 6.0V, WDT enabled	

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in $k\Omega$.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

12.2 <u>DC Characteristics: PIC16CR54E-RC, XT, HS, LP (Automotive)</u>

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$						
Characteristic	Sym	Min Typ ⁽¹⁾ Max Units		Units	Conditions		
Supply Voltage	VDD						
PIC16CR54E-RC		3.25		6.0	V	Fosc = DC to 4 MHz	
PIC16CR54E-XT		3.25		6.0	V	Fosc = DC to 4 MHz	
PIC16CR54E-10		4.5		5.5	V	Fosc = DC to 10 MHz	
PIC16CR54E-HS		4.5		5.5	V	Fosc = DC to 16 MHz	
PIC16CR54E-LP		2.5		6.0	V	Fosc = DC to 200 kHz	
RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode	
VDD Start Voltage to ensure	Vpor		Vss		V	See Section 7.4 for details on	
Power-on Reset						Power-on Reset	
VDD Rise Rate to ensure	SVDD	0.05*			V/ms	See Section 7.4 for details on	
Power-on Reset						Power-on Reset	
Supply Current ⁽³⁾	IDD						
PIC16CR54E-RC ⁽⁴⁾			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V	
PIC16CR54E-XT			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V	
PIC16CR54E-10			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V	
PIC16CR54E-HS			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V	
			9.0	20	mA	Fosc = 16 MHz, VDD = 5.5V	
PIC16CR54E-LP			25	55	μΑ	Fosc = 32 kHz, $VDD = 3.25V$,	
						WDT disabled	
Power-Down Current ⁽⁵⁾	IPD						
			5	22	μΑ	VDD = 3.25V, WDT enabled	
			0.8	18	μΑ	VDD = 3.25V, WDT disabled	

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are:

 OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

 Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

12.3 <u>DC Characteristics:</u> <u>PIC16CR54-RC, XT, HS, LP (Commercial)</u> <u>PIC16CR54I-RC, XT, HS, LP (Industrial)</u>

Standard Operating Conditions (unless otherwise specified) **DC Characteristics Operating Temperature** $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) All Pins Except $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (industrial)}$ **Power Supply Pins** Operating Voltage VDD range is described in Section 12.1. Typ⁽¹⁾ Sym Min Units Characteristic Max **Conditions Input Low Voltage** VIL I/O ports Vss 0.20 VDD ٧ Pin at hi-impedance MCLR (Schmitt Trigger) Vss 0.15 VDD V T0CKI (Schmitt Trigger) Vss 0.15 VDD ٧ ٧ PIC16CR54-RC only⁽⁴⁾ OSC1 (Schmitt Trigger) Vss 0.15 VDD 0.15 VDD PIC16CR54-XT, 10, HS, LP Vss V **Input High Voltage** VIH $VDD = 3.0V \text{ to } 5.5V^{(5)}$ I/O ports ٧ 2.0 VDD Full VDD range⁽⁵⁾ 0.6 VDD VDD V MCLR (Schmitt Trigger) 0.85 VDD VDD T0CKI (Schmitt Trigger) 0.85 VDD VDD PIC16CR54-RC only (4) OSC1 (Schmitt Trigger) 0.85 VDD VDD PIC16CR54-XT, 10, HS, LP 0.85 VDD VDD **Hysteresis of Schmitt** VHYS 0.15VDD* **Trigger inputs** Input Leakage Current (2,3) For VDD ≤ 5.5 V lıL I/O ports $Vss \leq Vpin \leq Vdd$, Pin at hi-impedance **MCLR VPIN** = VSS + 0.25V VPIN = VDD T0CKI $Vss \le Vpin \le Vdd$ OSC₁ $Vss \leq Vpin \leq Vdd$ PIC16CR54-XT, 10, HS, LP **Output Low Voltage** Vol ٧ I/O ports IOL = 10 mA, VDD = 6.0VOSC2/CLKOUT ٧ IOL = 1.9 mA, VDD = 6.0VOutput High Voltage (3,4) **Voh** I/O ports ٧ -0.5 IOH = -4.0 mA, VDD = 6.0VOSC2/CLKOUT VDD −0.5 ٧ IOH = -0.8 mA, VDD = 6.0V

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.
 - 3: Negative current is defined as coming out of the pin.
 - 4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
 - 5: The user may use the better of the two specifications.

^{*} These parameters are characterized but not tested.

12.4 DC Characteristics: PIC16CR54E-RC, XT, HS, LP (Automotive)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ Operating Voltage VDD range is described in Section 12.2.						
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger)	VIL	Vss Vss Vss		0.15 VDD 0.15 VDD 0.15 VDD	V V V	Pin at hi-impedance		
OSC1 (Schmitt Trigger)		Vss Vss Vss		0.15 VDD 0.15 VDD 0.3 VDD	V V	PIC16CR54E-RC only ⁽⁴⁾ PIC16CR54E-XT, 10, HS, LP		
Input High Voltage I/O ports	VIH	0.45 VDD 2.0 0.36 VDD		VDD VDD VDD	V V V	For all $VDD^{(5)}$ 4.0V < $VDD \le 5.5V^{(5)}$ VDD > 5.5V		
MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)		0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD	V V V	PIC16CR54E-RC only ⁽⁴⁾ PIC16CR54E-XT, 10, HS, LP		
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*			V			
Input Leakage Current ^(2,3) I/O ports	lıL	-1	0.5	+1	μΑ	For VDD ≤ 5.5 V VSS ≤ VPIN ≤ VDD, Pin at hi-impedance		
MCLR		-5	0.5	+ 5	μA μ A	VPIN = VSS + 0.25V VPIN = VDD		
TOCKI OSC1		-3 -3	0.5 0.5	+3	μA μA	$V_{SS} \le V_{PIN} \le V_{DD}$ $V_{SS} \le V_{PIN} \le V_{DD}$, PIC16CR54E-XT, 10, HS, LP		
Output Low Voltage I/O ports OSC2/CLKOUT	Vol		,	0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16CR54-RC		
Output High Voltage (3) I/O ports OSC2/CLKOUT	Vон	VDD -0.7 VDD -0.7			V V	IOH = -5.4 mA, VDD = 4.5V IOH = -1.0 mA, VDD = 4.5V, PIC16CR54-RC		

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

^{2:} The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

^{3:} Negative current is defined as coming out of the pin.

^{4:} For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

^{5:} The user may use the better of the two specifications.

12.5 <u>Timing Parameter Symbology and Load Conditions</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т				
F	Frequency	Т	Time	


Lowercase subscripts (pp) and their meanings:

pp			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	t0	T0CKI
io	I/O port	wdt	watchdog timer

Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

FIGURE 12-1: LOAD CONDITIONS



12.6 <u>Timing Diagrams and Specifications</u>

FIGURE 12-2: EXTERNAL CLOCK TIMING - PIC16CR54




TABLE 12-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54

AC Chara	cteristics	Standard Operating Condition	s (unle	ss othe	rwise	specifie	d)	
				≤ +70°C				
	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C} \text{ (industrial)}$							
		-40°	$C \le TA$	≤ +125°(C (auto	motive)		
		Operating Voltage VDD range is	describ	ed in Se	ction 1	2.1 and	Sectio	n 12.2
Parameter								
No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units		Conditions
<u> </u>	Fosc	External CLKIN Frequency ⁽²⁾	DC		4	MHz	RC os	c mode

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
	Fosc	External CLKIN Frequency ⁽²⁾	DC		4	MHz	RC osc mode
			DC		4	MHz	XT osc mode
			DC		10	MHz	10 MHz mode
			DC	_	20	MHz	HS osc mode (Com/Indust)
			DC	_	16	MHz	HS osc mode (Automotive)
			DC		200	kHz	LP osc mode
		Oscillator Frequency ⁽²⁾	DC	_	4	MHz	RC osc mode
			0.1	_	4	MHz	XT osc mode
			4		10	MHz	10 MHz mode
			4	_	20	MHz	HS osc mode (Com/Indust)
			4	–	16	MHz	HS osc mode (Automotive)
			DC	_	200	kHz	LP osc mode

^{*} These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is at 5.0V, 25 C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

TABLE 12-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54 (CON'T)

AC Characteristics Standard Operating Conditions (unless otherwise specified)

Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial),

 -40° C \leq TA \leq +85 $^{\circ}$ C (industrial),

 $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (automotive)

Operating Voltage VDD range is described in Section 12.1 and Section 12.2

Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
1	Tosc	External CLKIN Period ⁽²⁾	250	_	_	ns	RC osc mode
			250	_	_	ns	XT osc mode
			100	_	_	ns	10 MHz mode
			50	_	_	ns	HS osc mode (Com/Indust)
			62.5	_	_	ns	HS osc mode (Automotive)
			5	_	_	μs	LP osc mode
		Oscillator Period ⁽²⁾	250	_	_	ns	RC osc mode
			250	_	10,000	ns	XT osc mode
			100	_	250	ns	10 MHz mode
			50		250	ns	HS osc mode (Com/Indust)
			62.5		250	ns	HS osc mode (Automotive)
			5		Y	μς	LP osc mode
2	Tcy	Instruction Cycle Time ⁽³⁾		4/Fosc	_		
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*			ns	XT oscillator
			20*	_		ns	HS oscillator
			2*	_	_	μs	LP oscillator
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_		25*	ns	XT oscillator
			-	_	25*	ns	HS oscillator
					50*	ns	LP oscillator

These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

FIGURE 12-3: CLKOUT AND I/O TIMING - PIC16CR54




TABLE 12-3: CLKOUT AND I/O TIMING REQUIREMENTS PIC16CR54

AC Chara	cteristics	-40°C ≤ TA ≤	+70°C (comme +85°C (industri +125°C (autom	rc <mark>ial),</mark> al), otive)		
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units
10	TosH2ckL	OSC1↑ to CLKOUT (2)	_	15	30**	ns
11	TosH2ckH	OSC1↑ to CLKOUT↑ ⁽²⁾	_	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	_	5	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	_	5	15**	ns
14	TckL2ioV	CLKOUT↓ to Port out valid (2)	_	_	40**	ns
15	TioV2ckH	Port in valid before CLKOUT↑(2)	0.25 TCY+30*	_	_	ns
16	TckH2iol	Port in hold after CLKOUT↑ ⁽²⁾	0*	_	_	ns
17	TosH2ioV	OSC1↑ (<mark>Q1 cycle) to</mark> Port out valid ⁽³⁾	_	_	100*	ns
18	TosH2ioI	OSC1 ¹ (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	_		ns
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	_	_	ns
20	TioR	Port output rise time ⁽³⁾	_	10	25**	ns
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns

^{*} These parameters are characterized but not tested.

^{**} These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{2:} Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

^{3:} See Figure 12-1 for loading conditions.




FIGURE 12-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR54

TABLE 12-4: RESET, WATCHDOGTIMER, AND DEVICE RESET TIMER - PIC16CR54

AC Characteristics		Standard Operating Conditions (unless otherwise specified)							
		Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial),							
		–40°C ≤							
		-40°C ≤ TA ≤ +125°C (automotive) Operating Voltage VDD range is described in Section 12.1 and Section 12.2							
Parameter No. Sym		Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
30	TmcL	MCLR Pulse Width (low)	100*		_	ns	VDD = 5.0V		
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18*	30*	ms	VDD = 5.0V (Commercial)		
32	TDRT	Device Reset Timer Period	7*	18*	30*	ms	VDD = 5.0V (Commercial)		
34	Tioz	I/O Hi-impedance from MCLR Low	_	_	100*	ns			

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 12-5: TIMERO CLOCK TIMINGS - PIC16CR54




TABLE 12-5: TIMERO CLOCK REQUIREMENTS - PIC16CR54

AC Characteristics								
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse \	0.5 Tcy + 20*			ns		
			- With Prescaler	10*		_	ns	
41	TtOL	T0CKI Low Pulse V	Vidth - No Prescaler	0.5 TCY + 20*		_	ns	
			- With Prescaler	10*			ns	
42	Tt0P	T0CKI Period	30 ,	20 or <u>Tcy + 40</u> * N	_		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

^{*} These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

13.0 DC AND AC CHARACTERISTICS - PIC16CR54

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices are will properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.

Fosc Frequency normalized to +25°C Fosc (25°C) 1.10
$$\label{eq:Rext} \begin{split} \text{Rext} & \geq 10 \text{ k}\Omega \\ \text{Cext} & = 100 \text{ pF} \end{split}$$
1.08 1.06 1.04 1.02 1.00 0.98 VDD = 5.5V0.96 0.94 VDD = 3.5V0.92 0.90 0.88 10 60 70

FIGURE 13-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TABLE 13-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average Fosc @ 5V, 25°C			
	VE		Part to Part Variation		
20 pF	3.3 k	6.02 MHz	± 28%		
	5 k	4.06 MHz	± 25%		
	10 k	2.47 MHz	± 24%		
	100 k	261 kHz	± 39%		
100 pF	3.3 k	1.82 MHz	± 18%		
	5 k	1.28 MHz	± 21%		
	10 k	715 kHz	± 18%		
	100 k	72.4 kHz	± 28%		
300 pF	3.3 k	712.4 kHz	± 14%		
	5 k	508 kHz	± 13%		
	10 k	278 kHz	± 13%		
	100 k	28 kHz	± 23%		

Measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for full VDD range.

FIGURE 13-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 20 PF



FIGURE 13-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 100 PF




FIGURE 13-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF




FIGURE 13-5: TYPICAL IPD vs. VDD, WATCHDOG ENABLED




FIGURE 13-6: MAXIMUM IPD vs. VDD, WATCHDOG ENABLED




FIGURE 13-7: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD




FIGURE 13-8: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD





FIGURE 13-9: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. VDD






FIGURE 13-11: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK -40°C TO +85°C)



FIGURE 13-12: WDT TIMER TIME-OUT PERIOD vs. VDD




FIGURE 13-13: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD




FIGURE 13-14: TRANSCONDUCTANCE (gm)
OF LP OSCILLATOR vs. VDD




FIGURE 13-15: TRANSCONDUCTANCE (gm)
OF XT OSCILLATOR vs. VDD




FIGURE 13-16: IOH vs. VOH, VDD = 3 V




FIGURE 13-17: IOH vs. VOH, VDD = 5 V




FIGURE 13-18: IOL vs. VOL, VDD = 3 V




FIGURE 13-19: IOL vs. VOL, VDD = 5 V




TABLE 13-2: INPUT CAPACITANCE FOR PIC16CR54

N	Typical Capacitance (pF)				
Pin	18L PDIP	18L SOIC			
RA, RB port	5.0	4.3			
MCLR	2.0	2.0			
OSC1, OSC2/CLKOUT	4.0	3.5			
T0CKI	3.2	2.8			

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

NOTES:



14.0 PACKAGING INFORMATION

14.1 Package Marking Information

18-Lead PDIP Example MMMMMMMMMXXX PIC16C56-MMMMMMMXXXXXXX RCI/P456 MAABB CDE ₩ 9523 CBA 28-Lead Skinny PDIP (.300") Example MMMMMMMMMMMMMM PIC16C55-XXXXXXXXXXXXXXX RCI/P456 AABB CDE **∭** 9523 CBA 28-Lead PDIP (.600") Example

MMMMMMMMMXXX XXXXXXMMMMMMMM

XXXXXXXXXXXXXX AABB CDE 0



Legend: MMM	Microchip part number information
XXX	Customer specific information*
AA	Year code (last two digits of calendar year)
BB	Week code (week of January 1 is week '01')
С	Facility code of the plant at which wafer is manufactured
	C = Chandler, Arizona, U.S.A.,
	S = Tempe, Arizona, U.S.A.
D	Mask revision number
E	Assembly code of the plant or country of origin in which
	part was assembled
Made Lade acce	at the feel Microschia want according a second by a second

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

© 1995 Microchip Technology Inc.

Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

18-Lead SOIC


MMMMMMMM XXXXXXXXX AABB CDE

28-Lead SOIC

20-Lead SSOP



28-Lead SSOP



Example

PIC16C54-XTI/S0218 O \$ 9518 CDK


Example



Example



Example



Le	gend: MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last two digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured
		C = Chandler, Arizona, U.S.A.,
		S = Tempe, Arizona, U.S.A.
	D	Mask revision number
	Е	Assembly code of the plant or country of origin in which
		part was assembled
No	te: In the eve	nt the full Microchip part number cannot be marked on one line,
	it will be ca	arried over to the next line thus limiting the number of available
	characters	s for customer specific information.

^{*} Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


18-Lead CERDIP Windowed




28-Lead CERDIP Skinny Windowed



28-Lead CERDIP Windowed



Example



Example



Example




Legend: MMM	Microchip part number information
XXX	Customer specific information*
AA	Year code (last two digits of calendar year)
BB	Week code (week of January 1 is week '01')
С	Facility code of the plant at which wafer is manufactured
	C = Chandler, Arizona, U.S.A.,
	S = Tempe, Arizona, U.S.A.
D	Mask revision number
E	Assembly code of the plant or country of origin in which
	part was assembled

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.


^{*} Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

14.2 <u>18-Lead Plastic Dual In-Line (PDIP) - 300 mil</u>




	Package Group: Plastic Dual In-Line (PLA)							
	Millimeters			Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α	_	4.064		_	0.160			
A1	0.381	_		0.015	_			
A2	3.048	3.810		0.120	0.150			
В	0.355	0.559		0.014	0.022			
B1	1.524	1.524	Reference	0.060	0.060	Reference		
С	0.203	0.381	Typical	0.008	0.015	Typical		
D	22.479	23.495		0.885	0.925			
D1	20.320	20.320	Reference	0.800	0.800	Reference		
E	7.620	8.255		0.300	0.325			
E1	6.096	7.112		0.240	0.280			
e1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	7.620	7.620	Reference	0.300	0.300	Reference		
eВ	7.874	9.906		0.310	0.390			
L	3.048	3.556		0.120	0.140			
N	18	18		18	18			
S	0.889	_		0.035	_			
S1	0.127	_		0.005	_			

14.3 <u>28-Lead Plastic Dual In-Line (PDIP) - 300 mil</u>




	Package Group: Plastic Dual In-Line (PLA)							
		Millimeters						
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α	3.632	4.572		0.143	0.180			
A1	0.381	_		0.015	_			
A2	3.175	3.556		0.125	0.140			
В	0.406	0.559		0.016	0.022			
B1	1.016	1.651	Typical	0.040	0.065	Typical		
B2	0.762	1.016	4 places	0.030	0.040	4 places		
В3	0.203	0.508	4 places	0.008	0.020	4 places		
С	0.203	0.331	Typical	0.008	0.013	Typical		
D	34.163	35.179		1.385	1.395			
D1	33.020	33.020	Reference	1.300	1.300	Reference		
Е	7.874	8.382		0.310	0.330			
E1	7.112	7.493		0.280	0.295			
e1	2.540	2.540	Typical	0.100	0.100	Typical		
eA	7.874	7.874	Reference	0.310	0.310	Reference		
eB	8.128	9.652		0.320	0.380			
L	3.175	3.683		0.125	0.145			
N	28	-		28	-			
S	0.584	1.220		0.023	0.048			

14.4 <u>28-Lead Plastic Dual In-Line (PDIP) - 600 mil</u>




	Package Group: Plastic Dual In-Line (PLA)							
		Millimeters			Inches	nches		
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
Α	_	5.080		_	0.200			
A1	0.508	_		0.020	_			
A2	3.175	4.064		0.125	0.160			
В	0.355	0.559		0.014	0.022			
B1	1.270	1.778	Typical	0.050	0.070	Typical		
С	0.203	0.381	Typical	0.008	0.015	Typical		
D	35.052	37.084		1.380	1.460			
D1	33.020	33.020	Reference	1.300	1.300	Reference		
E	15.240	15.875		0.600	0.625			
E1	12.827	13.970		0.505	0.550			
e1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	15.240	15.240	Reference	0.600	0.600	Reference		
eB	15.240	17.272		0.600	0.680			
L	2.921	3.683		0.115	0.145			
N	28	28		28	28			
S	0.889	_		0.035	_			
S1	0.508	_		0.020	_			

14.5 <u>18-Lead Plastic Surface Mount (SOIC) - 300 mil</u>




Package Group: Plastic SOIC (SO)									
	Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	8°		0°	8°				
Α	2.362	2.642		0.093	0.104				
A1	0.101	0.300		0.004	0.012				
В	0.355	0.483		0.014	0.019				
С	0.241	0.318		0.009	0.013				
D	11.353	11.735		0.447	0.462				
E	7.416	7.595		0.292	0.299				
е	1.270	1.270	Reference	0.050	0.050	Reference			
Н	10.007	10.643		0.394	0.419				
h	0.381	0.762		0.015	0.030				
L	0.406	1.143		0.016	0.045				
N	18	18		18	18				
CP	_	0.102		_	0.004				

14.6 <u>28-Lead Plastic Surface Mount (SOIC) - 300 mil</u>




Package Group: Plastic SOIC (SO)									
	Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	8°		0°	8°				
Α	2.362	2.642		0.093	0.104				
A1	0.101	0.300		0.004	0.012				
В	0.355	0.483		0.014	0.019				
С	0.241	0.318		0.009	0.013				
D	17.703	18.085		0.697	0.712				
Е	7.416	7.595		0.292	0.299				
е	1.270	1.270	Typical	0.050	0.050	Typical			
Н	10.007	10.643		0.394	0.419				
h	0.381	0.762		0.015	0.030				
L	0.406	1.143		0.016	0.045				
N	28	28		28	28				
CP	_	0.102		_	0.004				

14.7 <u>20-Lead Plastic Surface Mount (SSOP) - 209 mil</u>




		Packag	ge Group: Plasti	c SSOP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
Α	1.730	1.990		0.068	0.078	
A1	0.050	0.210		0.002	0.008	
В	0.250	0.380		0.010	0.015	
С	0.130	0.220		0.005	0.009	
D	7.070	7.330		0.278	0.289	
Е	5.200	5.380		0.205	0.212	
е	0.650	0.650	Reference	0.026	0.026	Reference
Н	7.650	7.900		0.301	0.311	
L	0.550	0.950		0.022	0.037	
N	20	20		20	20	
СР	-	0.102		-	0.004	

14.8 <u>28-Lead Plastic Surface Mount (SSOP) - 209 mil</u>




		Packag	ge Group: Plasti	c SSOP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8°		0°	8°	
А	1.730	1.990		0.068	0.078	
A1	0.050	0.210		0.002	0.008	
В	0.250	0.380		0.010	0.015	
С	0.130	0.220		0.005	0.009	
D	10.070	10.330		0.396	0.407	
E	5.200	5.380		0.205	0.212	
е	0.650	0.650	Reference	0.026	0.026	Reference
Н	7.650	7.900		0.301	0.311	
L	0.550	0.950		0.022	0.037	
N	28	28		28	28	
СР	-	0.102		-	0.004	

14.9 <u>18-Lead Ceramic Dual In-Line (CERDIP) with Window - 300 mil</u>




		Package Gro	up: Ceramic Dual	In-Line (CDP)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	_	5.080		_	0.200	
A1	0.381	1.7780		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	22.352	23.622		0.880	0.930	
D1	20.320	20.320	Reference	0.800	0.800	Reference
Е	7.620	8.382		0.300	0.330	
E1	5.588	7.874		0.220	0.310	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	7.366	8.128	Typical	0.290	0.320	Typical
еВ	7.620	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	18	18		18	18	
S	0.508	1.397		0.020	0.055	
S1	0.381	1.270		0.015	0.050	

14.10 28-Lead Ceramic Dual In-Line (CERDIP) with Window - 300 mil)



		Package Grou	ıp: Ceramic Dua	I In-Line (CDP)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	3.30	5.84		.130	0.230	
A1	0.38	_		0.015	_	
A2	2.92	4.95		0.115	0.195	
В	0.35	0.58		0.014	0.023	
B1	1.14	1.78	Typical	0.045	0.070	Typical
С	0.20	0.38	Typical	0.008	0.015	Typical
D	34.54	37.72		1.360	1.485	
D2	32.97	33.07	Reference	1.298	1.302	Reference
E	7.62	8.25		0.300	0.325	
E1	6.10	7.87		0.240	0.310	
е	2.54	2.54	Typical	0.100	0.100	Typical
eA	7.62	7.62	Reference	0.300	0.300	Reference
eB	_	11.43		_	0.450	
L	2.92	5.08		0.115	0.200	
N	28	28		28	28	
D1	0.13	_		0.005	_	

14.11 <u>28-Lead Ceramic Dual In-Line (CERDIP) with Window - 600 mil</u>



		Package Gro	up: Ceramic Dua	In-Line (CDP)		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	_	5.461		_	0.215	
A1	0.381	1.524		0.015	0.060	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	36.195	37.465		1.425	1.475	
D1	33.020	33.020	Reference	1.300	1.300	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Typical	0.100	0.100	Typical
eA	14.986	15.748	Reference	0.590	0.620	Reference
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	28	28		28	28	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

PIC16C5X

NOTES:

APPENDIX A: COMPATIBILITY

To convert code written for PIC16CXX to PIC16C5X, the user should take the following steps:

- Check any CALL, GOTO or instructions that modify the PC to determine if any program memory page select operations (PA2, PA1, PA0 bits) need to be made.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- Eliminate any special function register page switching. Redefine data variables to reallocate them
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- Change reset vector to proper value for processor used.
- Remove any use of the ADDLW and SUBLW instructions.
- 7. Rewrite any code segments that use interrupts.

APPENDIX B: WHAT'S NEW

B.1 Format

The format of this data sheet has been changed to be consistent with other product families. This ensures that important topics are covered across all PIC16/17 families. Here is an overview list of new features:

- Data Sheet Structure / Outline
- · Consistent Figures and Tables

B.2 Additions

Items that have been added to this data sheet are:

- PIC16CR54 data
- PIC16C5X-10 data
- PIC16C5X/JW package information

PIC16C5X

APPENDIX C: WHAT'S CHANGED

Changes to this version of the PIC16C5X data sheet are:

- Correction of the 28-lead SSOP package pin-out
- Inclusion of errata sheet information

APPENDIX D: PIC16/17 MICROCONTROLLERS

TABLE D-1: PIC16C5X FAMILY OF DEVICES

					Clock	Memory		Peripherals	erals Features
				0,00	Town's				
		`	30 TOUR	Telego (SOLAD ROLL	(S)			(SION)
	En l	THE GOVERNMENT OF THE PARTY OF	10 HO H	IN ELEC MAY MONTHINEN	Selvon servit	Jelnoon Ji	~ ~ \	Solfe JAN	Secence de se
PIC16C54	20	512	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54 ⁽²⁾	20		512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20		512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54B ⁽¹⁾	20	I	512	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	١	24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	1	ļ	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR56 ⁽¹⁾	20	I	1K	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K		72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57A ⁽²⁾	20	I	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	I	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K		73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58B ⁽¹⁾	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
						l			

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Please contact your local sales office for availability of these devices.

Not recommended for new designs.

Note

₩ %

TABLE D-2: PIC16C62X FAMILY OF DEVICES

Features	Segretory to involve of the segretory of	Yes 18-pin DIP, SOIC; 20-pin SSOP	Yes 18-pin DIP, SOIC; 20-pin SSOP	Yes 18-pin DIP, SOIC; 20-pin SSOP	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All DIC46CXX Family devices use serial programming with clock him PR6 and data nin PR7
		Yes	Υes	Yes	log Tir
Peripherals	Selion Sole le le le la	3.0-6.0	3.0-6.0	3.0-6.0	ole Watcho
Ь	Sold to to the sold of the sol	13	13	13	lectab
ory	S Religi	4	4	4	set, se
Memory		Yes	Yes	Yes	on Res
Clock	Coule M Se SKO TOOL CHILL	2	7	2	Power
0	Todo Septo Wield College Septo Solida Septo Solida Septo Solida Septo Solida Septo S	TMR0	TMR0	TMR0	ices have
	50 To 100	80	80	128	y dev
	Sont Of				<u>≒</u>
	Son	512	大 大	2K	I7 Famil
	OLIGIN GEROLO COLIGIN GROVEN	20 512	20 1K	20 2K	All PIC16/17 Famil capability.

TABLE D-3: PIC16C6X FAMILY OF DEVICES

					N	Memory) I		["	Peripherals	erals			Features
				134	Tous				100/	OF CAL				Colle
		•	TOLO	E BO	(SOLTO)	1 3	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Maje	11/80	3 40	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1 8	(SHON)	ide Roto les
	S. S	Y GIAGIA	No de la	10	Tholes Goulen sign work in the poly the	1700	Nos ignients of those indes	SHO K	TO BIRELS	To tople	as inoto it select select of the select		S HO TO	Selekter Anolymoth of the selection of t
PIC16C61	20	ź		36				Ι	3	13	3.0-6.0	Yes	I	18-pin DIP, SOIC
PIC16C62	20	2K	I	128	TMR0, TMR1, TMR2	-	SPI/I²C	I	2	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC, SSOP
PIC16C62A ⁽¹⁾	20	2K	I	128	TMR0, TMR1, TMR2	-	SPI/I²C	I	2	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 ⁽¹⁾	20	I	2K	128	TMR0, TMR1, TMR2	-	SPI/I2C	I	2	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63 ⁽¹⁾	20	¥	I	192	TMR0, TMR1, TMR2	7	SPI/I²C, USART	I	10	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K	I	128	TMR0, TMR1, TMR2	-	SPI/I²C	Yes	8	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A ⁽¹⁾	20	2K	I	128	TMR0, TMR1, TMR2	-	SPI/I²C	Yes	8	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 ⁽¹⁾	20	I	2K	128	TMR0, TMR1, TMR2	-	SPI/I²C	Yes	8	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65	20	4K	1	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	Yes	11	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A ⁽¹⁾	20	4K	I	192	TMR0, TMR1, TMR2	2	SPI/I²C, USART	Yes	11	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All PI	C16/17	' famil ₎	, devic	ses hav	e Power-on Res	et, s	electable	Watch	T gopu	imer, s	selectable	d apoo	rotect,	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability

All PIC16CXX family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices. Note 1:

TABLE D-4: PIC16C7X FAMILY OF DEVICES

				Clock	Memory	تَ		Peri	Peripherals	S			Features
			`	ROLLON LIE	TE		TOOM	(Ayes)		Sauren			Cumul
		\	O TOLON	(Salto) to		TO BOTO	5/1/20/	400	(A.S.) (6)	(SO)	1	(SHO1)	1050 HO) 1050
		THE THE	10 to	TOULON SULL TO	Mo. S	The nood of the less of the le	S Ollete	ALOS OF	S. Onles	* Solito Oly Mesilon Oly Mesilon Oly	TIES INDIDITIONS	S'HOH OF	Selector of thought of the design of the des
PIC16C70 ⁽¹⁾	20	512	36	TMR0		I	4	4	13	3.0-6.0	Yes	Yes	Yes 18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	,	36	TMR0		I	4	4	13	3.0-6.0	Yes	ı	18-pin DIP, SOIC
PIC16C71A ⁽¹⁾	20	,	89	TMR0	1	I	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72 ⁽¹⁾	20	2 X	128	TMR0, TMR1, TMR2	1 SPI/I2C	- - - -	2	∞	22	3.0-6.0	Yes	Υes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	4 7	192	TMR0, TMR1, TMR2	2 SPI/I²C, USART	ا ا ا	2	7	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC
PIC16C73A ⁽¹⁾	20	4	192	TMR0, TMR1, TMR2	2 SPI/I²C, USART	۲,۵	ည	7	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	4	192	TMR0, TMR1, TMR2	2 SPI/I²C, USART	²C, Yes	∞	12	33	3.0-6.0	Yes	1	40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A ⁽¹⁾	20	4	192	TMR0, TMR1, TMR2	2 SPI/I²C, USART	²C, Yes	8	12	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All D	C16/17	Famil	v devic	ses have Power-	on Reset	selectal	ble Watc	hdoa 1	imer :	selectable	code bi	rotect	All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code pro All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local sales office for availability of these devices.

TABLE D-5: PIC16C8X FAMILY OF DEVICES

					ပ္ပ		Memory		Per	Peripherals	Features
				(XIII)	RE	Not		\			
				TORE		Wow.		\		/	Sund
			1		16/00 16/00	S. Seine So	(50		/	\	(8)10, (10,60)
		1	TUON		, ,	G)	(S)	_	(8)		10 06 (A leji) 500 H
		N.	So, Te		140	TOOK DAGISTO	1200/	0.4	200	/ '	SON
	1	Unuly	26	10	Vel	I_{i}	\ \`\ !.	Mile	CUIT	Ω, \	Serve Son
	7		× /				×	1	8	\	٧٥ /
PIC16C83 ⁽¹⁾	10	512	I	36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16CR83 ⁽¹⁾	10	1	512	36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16C84	10	,	I	36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16C84A ⁽¹⁾	10	ź	ı	89	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16CR84 ⁽¹⁾	10	I	14	89	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
	C18/17	7 family	v dovic	oved so	Dowe	DIC16/17 family devices have Dower-on Peset	plomph	c/// ol	selectable Watchdog Timer		application of protect and bigh

All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability.

All PIC16CXX family devices use serial programming with clock pin RB6 and data pin RB7.

Please contact your local sales office for availability of these devices.

Note 1:

TABLE D-6: PIC17CXX FAMILY OF DEVICES

				Clock		Memory	Per	Peripherals	als					Features
	The state of the s	Tir den Mily	To to Us INO de	Solution relief was a relief was a relief of the relief was a relief w		8	(14/80) (8)to d leiles	(Idy Sulphelling)	Seath Stay Series 3. Serie	Story of the Story	Solley of	Story Street Str		Selenter Stolious of Stolious
PIC17C42	25	2K	232	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	4.5-5.5	Yes	Yes	22	40-pin DIP; 44-pin PLCC, MQFP
PIC17C43	25	4	454	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	-	33	2.5-6.0	Yes	Yes	28	40-pin DIP; 44-pin PLCC, TQFP
PIC17C44	25	8K	454	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	1	33	2.5-6.0	Yes	Yes	28	40-pin DIP; 44-pin PLCC, TQFP
All F	All PIC16/1	7 Fan	ily devi	ices have Powe	er-on	Reset, sele	etable V	Vatch	dog Til	mer, selec	table o	ode pi	otect	evices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability

D.1 Pin Compatibility

Devices that have the same package type and VDD, Vss and $\overline{\text{MCLR}}$ pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE D-7: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC16C54, PIC16C54A, PIC16CR54, PIC16CR54A, PIC16CR54B, PIC16C56, PIC16CR56, PIC16C58A, PIC16CR58A, PIC16CR58B, PIC16C61, PIC16C620, PIC16C621, PIC16C622, PIC16C70, PIC16C71, PIC16C71A PIC16C83, PIC16CR83, PIC16C84, PIC16C84A, PIC16CR84	18 pin (20 pin)
PIC16C55, PIC16CR55, PIC16C57, PIC16CR57A, PIC16CR57B	28 pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28 pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40 pin
PIC17C42, PIC17C43, PIC17C44	40 pin

PIC16C7X

NOTES:

I INDEX I/O Interfacing21 Absolute Maximum Ratings57 ALU7 Architectural Overview7 Assembler54 Instruction Cycle 11 В Instruction Flow/Pipelining 11 Block Diagram Instruction Set Summary40 On-Chip Reset Circuit31 Integrated54 PIC16C5X Series8 Timer023 TMR0/WDT Prescaler26 C Memory Organization 13 C Compiler (MP-C)51, 55 Data Memory 13 Program Memory 13 Clocking Scheme11 MPASM Assembler 51, 54 MP-C C Compiler55 Configuration Bits27 MPSIM Software Simulator 51, 55 **Configuration Word** PIC16C54/CR54/C55/C56/C5727 D One-Time-Programmable (OTP) Devices5 DC Characteristics 59, 60, 61, 62, 63 OPTION Register 17 Development Support51 Development Systems55 Oscillator Types Development Tools51 **Device Drawings** 18-Lead Ceramic Dual In-Line (CERDIP) with Window - 300 mil111 18-Lead Plastic Dual In-Line (PDIP) - 300 mil 104 18-Lead Plastic Surface Mount (SOIC) - 300 mil 107 Ρ 20-Lead Plastic Surface Mount (SSOP) - 209 mil 109 Packaging Information 101 28-Lead Ceramic CERDIP Dual In-line with Window (300 mil))112 PIC16C5X DC and AC Characteristics71 28-Lead Ceramic Dual In-Line (CERDIP) PICDEM-1 Low-Cost PIC16/17 Demo Board 51, 53 with Window - 600 mil113 PICDEM-2 Low-Cost PIC16CXX Demo Board 51, 53 28-Lead Plastic Dual In-Line (PDIP) - 300 mil 105 PICMASTER Probes52 28-Lead Plastic Dual In-Line (PDIP) - 600 mil 106 PICMASTER System Configuration 51 28-Lead Plastic Surface Mount (SOIC) - 300 mil 108 28-Lead Plastic Surface Mount (SSOP) - 209 mil 110 PICMASTER™ RT In-Circuit Emulator 51 PICSTART™ Low-Cost Development System 51, 53 Device Varieties5 Digit Carry7 Dynamic Data Exchange (DDE)51 **POR** Ε Oscillator Start-Up Timer (OST) 27, 32, 34 Electrical Characteristics57 Power-On Reset (POR)27, 31, 32 External Power-On Reset Circuit32 TO 30, 36 F PORTA21, 31 PORTB21, 31 Family of Devices4 PIC16C5X117 PIC17CXX122 Features1 PRO MATE™ Universal Programmer 51, 53 Fuzzy Logic Dev. System (fuzzyTECH®-MP)51, 55 Q Quick-Turnaround-Production (QTP) Devices5

PIC16C5X

R
RC Oscillator
Reset
S
Serialized Quick-Turnaround-Production (SQTP) Devices5 SLEEP
Special Features of the CPU
STATUS Word Register
Т
Timer0
Switching Prescaler Assignment
Timer0 (TMR0) Module
TMR0 with External Clock25
Timing Diagrams and Specifications
TRIS Registers21
U
UV Erasable Devices5
W
W
Watchdog Timer (WDT)
Period
Programming Considerations34
Z
Zero bit7

LIST OF EXAMPLES

Example 3-1		
Example 4-1		20
Example 4-2		
	Addressing	20
Example 5-1	•	
	I/O Port	
Example 6-1		
Example 6-2	: Changing Prescaler (WDT→Timer0)	26
LICT OF	FIGURES	
LIST OF	FIGURES	
Figure 3-1:	PIC16C5X Series Block Diagram	8
Figure 3-2:	Clock/Instruction Cycle	11
Figure 4-1:	PIC16C54/CR54/C55 Program Memory Map	
	and Stack	13
Figure 4-2:	PIC16C56 Program Memory Map	
	and Stack	13
Figure 4-3:	PIC16C57 Program Memory Map	
	and Stack	
Figure 4-4:	PIC16C54/CR54/C56 Register File Map	
Figure 4-5:	PIC16C55 Register File Map	
Figure 4-6:	PIC16C57 Register File Map	
Figure 4-7:	STATUS Register (Address:03h)	
Figure 4-8:	OPTION Register	17
Figure 4-9:	Loading of PC	
	Branch Instructions -	
	PIC16C54/CR54/C55	18
Figure 4-10:	Loading of PC	
	Branch Instructions -	
E'	PIC16C56	18
Figure 4-11:	Loading of PC	
	Branch Instructions -	
Figure 4.40.	PIC16C57	
	Direct/Indirect Addressing	
Figure 5-1: Figure 5-2:	Equivalent Circuit for a Single I/O Pin	
Figure 5-2: Figure 6-1:	Timer0 Block Diagram	
Figure 6-1:	Electrical Structure of T0CKI Pin	
Figure 6-3:	Timer0 Timing:	۷,
riguic 0 5.	Internal Clock/No Prescale	2/
Figure 6-4:	Timer0 Timing:	
ga. c c	Internal Clock/Prescale 1:2	24
Figure 6-5:	Timer0 Timing With External Clock	
Figure 6-6:	Block Diagram of the Timer0/WDT Prescaler	
Figure 7-1:	Configuration Word for	
3 -	PIC16C54/CR54/C55/C56/C57	27
Figure 7-2:	Crystal Operation or Ceramic Resonator	
· ·	(HS, XT or LP OSC Configuration)	28
Figure 7-3:	External Clock Input Operation	
· ·	(HS, XT or LP OSC Configuration)	28
Figure 7-4:	External Parallel Resonant Crystal	
•	Oscillator Circuit	29
Figure 7-5:	External Series Resonant Crystal	
	Oscillator Circuit	29
Figure 7-6:	RC Oscillator Mode	30
Figure 7-7:	Simplified Block Diagram of	
	On-Chip Reset Circuit	3
Figure 7-8:	ElectriCal Structure of MCLR/VPP Pin	32
Figure 7-9:	External Power-On Reset Circuit	
	(For Slow VDD Power-Up)	32
Figure 7-10:	Time-Out Sequence on Power-Up	
	(MCLR Not Tied to VDD)	33
Figure 7-11:	Time-Out Sequence on Power-Up	_
	(MCLR Tied to VDD): Fast VDD Rise Time	33

Figure 7-12:	Time-Out Sequence on Power-Up		Figure 13-4	: Typical RC Oscillator Frequency vs.
	(MCLR Tied to VDD): Slow VDD Rise Time	. 33		VDD, CEXT = 300 PF
Figure 7-13:	Watchdog Timer Block Diagram	. 35	Figure 13-5	: Typical IPD vs. VDD,
Figure 7-14:	Brown-Out Protection Circuit 1	. 36	_	Watchdog Enabled 93
Figure 7-15:	Brown-Out Protection Circuit 2	. 36	Figure 13-6	: Maximum IPD vs. VDD,
	General Format for Instructions		•	Watchdog Enabled 93
Figure 9-1:	PICMASTER System Configuration	. 51	Figure 13-7	: VTH (Input Threshold Voltage) of I/O Pins vs.
•	Load Conditions - PIC16C54/55/56/57		J	VDD94
-	External Clock Timing - PIC16C54/55/56/57		Figure 13-8	: VIH, VIL of MCLR, TOCKI and OSC1
	CLKOUT and I/O Timing -		3	(in RC Mode) vs. VDD
9	PIC16C54/55/56/57	. 67	Figure 13-9	: VTH (Input Threshold Voltage) of OSC1 Input
Figure 10-4:	Reset, Watchdog Timer, and Device Reset			(in XT, HS, and LP modes) vs. VDD
94.0 .0	Timer Timing - PIC16C54/55/56/57	. 68	Figure 13-1	0:Typical IDD vs. Frequency
Figure 10-5:	Timer0 Clock Timings - PIC16C54/55/56/57		90.0 .0	(External Clock 25°C)
	Typical RC Oscillator Frequency vs.		Figure 13-1	1:Maximum IDD vs. Frequency
i igaio i i i.	Temperature	71	riguio io i	(External Clock –40°C to +85°C)
Figure 11-2	Typical RC Oscillator Frequency vs.		Figure 13-1	2:WDT Timer Time-out Period vs. VDD
rigare ir z.	VDD, CEXT = 20PF	72		3:Transconductance (gm) of HS Oscillator vs.
Figure 11-3:	Typical RC Oscillator Frequency vs.		rigate to t	VDD
riguic 11-5.	VDD, CEXT = 100 PF	72	Figure 13-1	4:Transconductance (gm) of LP Oscillator vs.
Figure 11-4:	Typical RC Oscillator Frequency vs.	12	riguic 15-1	VDD
rigule 11-4.	VDD, CEXT = 300 PF	72	Figure 13-1	5:Transconductance (gm) of XT Oscillator vs.
Eiguro 11 5:	Typical IPD vs. VDD,	12	rigule 13-1	VDD
rigule 11-5.	Watchdog Disabled	72	Figure 12 1	6:IOH vs. VOH, VDD = 3 V
Eiguro 11 6:		13	-	
rigule 11-6.	Maximum IPD vs. VDD,	70	-	7:IOH vs. VOH, VDD = 5 V
F:	Watchdog Disabled	13		8:IOL vs. VOL, VDD = 3 V
Figure 11-7:	Typical IPD vs. VDD,	70	Figure 13-1	9:IOL vs. VOL, VDD = 5 V
F: 44 O.	Watchdog Enabled	13	LISTO	FTABLES
rigule 11-6:	Maximum IPD vs. VDD,	70	LISTO	TIABLES
Ciaura 11 O.	Watchdog Enabled		Table 1-1:	PIC16C5X Family of Devices4
rigule 11-9.	VTH (Input Threshold Voltage) of I/O Pins vs		Table 1-1.	PIC16C54/CR54/C56 Pinout Description9
F: 44 40	VDD	/ 4	Table 3-1:	PIC16C55/C57 Pinout Description
rigure 11-10	I:VIH, VIL of MCLR, TOCKI and OSC1	7.1	Table 3-2.	Special Function Register Summary
C: 44 44	(in RC Mode) vs. VDD		Table 4-1.	Summary of Port Registers
Figure 11-11	:VTH (Input Threshold Voltage) of OSC1 Input		Table 5-1:	· · · · · · · · · · · · · · · · · · ·
F: 44 40	(in XT, HS, and LP modes) vs. VDD	. 74	Table 7-1:	Registers Associated With Timer0 24
rigule 11-12	2:Typical IDD vs. Frequency	75	Table 7-1.	Capacitor Selection For Ceramic Resonators -
E'	(External Clock, 25°C)	/5		PIC16C54/55/56/57
i iguic i i i i	::Maximum IDD vs. Frequency	75	Toble 7.2	
Ü	(External Clock, -40°C to +85°C)	75	Table 7-2:	Capacitor Selection
Ü	(External Clock, -40°C to +85°C) :Maximum IDD vs. Frequency			Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28
Figure 11-14	(External Clock, -40°C to +85°C)	76	Table 7-2: Table 7-3:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection
Figure 11-14 Figure 11-15	(External Clock, -40°C to +85°C) ::Maximum IDD vs. Frequency (External Clock -55°C to +125°C) ::WDT Timer Time-out Period vs. VDD	76 76	Table 7-3:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54 29
Figure 11-14 Figure 11-15	(External Clock, -40°C to +85°C)	76 76		Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54 29 Capacitor Selection
Figure 11-14 Figure 11-15 Figure 11-16	(External Clock, -40°C to +85°C)	76 76	Table 7-3:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-16	(External Clock, -40°C to +85°C)	76 76 	Table 7-3: Table 7-4: Table 7-5:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-16	(External Clock, -40°C to +85°C)	76 76 76	Table 7-3: Table 7-4: Table 7-5: Table 7-6:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-16 Figure 11-17 Figure 11-18	(External Clock, -40°C to +85°C)	76 76 76	Table 7-3: Table 7-4: Table 7-5:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-16 Figure 11-17 Figure 11-18	(External Clock, -40°C to +85°C)	76 76 76 77	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-16 Figure 11-17 Figure 11-18 Figure 11-19	(External Clock, -40°C to +85°C)	76 76 76 77 77	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-16 Figure 11-17 Figure 11-18 Figure 11-19	(External Clock, -40°C to +85°C)	76 76 76 77 77	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-20 Figure 11-21	(External Clock, -40°C to +85°C)	76 76 76 77 77 77	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-20 Figure 11-21 Figure 11-21 Figure 11-22	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 77 78	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-20 Figure 11-21 Figure 11-22 Figure 12-1:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 77 78 78	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2: Table 9-1:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-21 Figure 11-22 Figure 12-1: Figure 12-2:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 77 78 78 85 86	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2: Table 9-1: Table 9-2:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-16 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-21 Figure 11-22 Figure 12-1: Figure 12-2: Figure 12-3:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 77 78 78 85 86	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2: Table 9-1: Table 9-2:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-16 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-21 Figure 11-22 Figure 12-1: Figure 12-2: Figure 12-3:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2: Table 9-1: Table 9-2:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-21 Figure 11-22 Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86 88	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2: Table 9-1: Table 9-2: Table 10-1:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-21 Figure 11-22 Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86 88	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2: Table 9-1: Table 9-2: Table 10-1:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-21 Figure 11-22 Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86 88	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 7-9: Table 8-1: Table 8-2: Table 9-1: Table 9-2: Table 10-1:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-20 Figure 11-21 Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4: Figure 12-4: Figure 13-1:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86 88	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 8-1: Table 8-2: Table 8-1: Table 9-1: Table 9-2: Table 10-1:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-20 Figure 11-21 Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4: Figure 12-4: Figure 13-1:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86 88 89	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 8-1: Table 8-2: Table 8-1: Table 9-1: Table 9-2: Table 10-1:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-20 Figure 11-21 Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4: Figure 13-1: Figure 13-1: Figure 13-1:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86 88 89	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 8-1: Table 8-2: Table 8-1: Table 9-1: Table 9-2: Table 10-1: Table 10-2:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54
Figure 11-14 Figure 11-15 Figure 11-17 Figure 11-18 Figure 11-19 Figure 11-20 Figure 11-21 Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4: Figure 13-1: Figure 13-1: Figure 13-1:	(External Clock, -40°C to +85°C)	76 76 76 77 77 77 78 78 85 86 88 89 90	Table 7-3: Table 7-4: Table 7-5: Table 7-6: Table 7-7: Table 7-8: Table 8-1: Table 8-2: Table 8-1: Table 9-1: Table 9-2: Table 10-1: Table 10-2:	Capacitor Selection For Crystal Oscillator - PIC16C54/55/56/57 28 Capacitor Selection For Ceramic Resonators - PIC16CR54

PIC16C5X

Table 10-5:	Reset, Watchdog Timer, and Device Reset	
	Timer - PIC16C54/55/56/57	68
Table 10-6:	Timer0 Clock Requirements -	
	PIC16C54/55/56/57	
Table 11-1:	RC Oscillator Frequencies	71
Table 11-2:	Input Capacitance for PIC16C54/56	78
Table 11-3:	Input Capacitance for PIC16C55/57	78
Table 12-1:	Cross Reference of Device Specs for Oscillate	or
	Configurations and Frequencies of Operation	
	(Commercial Devices)	80
Table 12-2:	External Clock Timing Requirements -	
	PIC16CR54	86
Table 12-3:	CLKOUT and I/O Timing Requirements -	
	PIC16CR54	88
Table 12-4:	Reset, Watchdog Timer, and Device Reset	
	Timer - PIC16CR54	89
Table 12-5:	Timer0 Clock Requirements - PIC16CR54	90
Table 13-1:	RC Oscillator Frequencies	91
Table 13-2:	Input Capacitance for PIC16CR54	99
Table D-1:	PIC16C5X Family of Devices1	17
Table D-2:	PIC16C62X Family of Devices1	18
Table D-3:	PIC16C6X Family of Devices1	19
Table D-4:	PIC16C7X Family of Devices1	20
Table D-5:	PIC16C8X Family of Devices1	21
Table D-6:	PIC17CXX Family of Devices1	
Table D-7:	Pin Compatible Devices 1	23

CONNECTING TO MICROCHIP BBS

Connect worldwide to the Microchip BBS using the CompuServe® communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore, you do not need CompuServe membership to join Microchip's BBS.

There is **no charge** for connecting to the BBS, except toll charge to CompuServe access number, where applicable. You do not need to be a CompuServe member to take advantage of this connection (you never actually log in to CompuServe).

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allows multiple users at baud rates up to 14,400 bps.

The following connect procedure applies in most locations:

- Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress **<ENTER**→ and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress <ENTER→> and Host Name: will appear.
- Type MCHIPBBS, depress < ENTER
 → and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with Host Name:

Type, **NETWORK**, depress < **ENTER**. → and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

ACCESS TO THE INTERNET

Microchip's current WWW address is listed on the back page of this data sheet under Worldwide Sales & Service - Americas - Corporate Office.

Trademarks:

PICMASTER and PICSTART are trademarks of Microchip Technology Inc. PIC is a registered trademark of Microchip Technology Incorporated in the U.S.A.

PRO MATE, fuzzyLAB, the Microchip logo and name are trademarks of Microchip Technology Incorporated.

fuzzyTECH is a registered trademark of Inform Software Corporation.

I²C is a trademark of Philips Corporation.

IBM, IBM PC-AT are registered trademarks of International Business Machines Corp.

Pentium is a trademark of Intel Corporation.

MS-DOS and Microsoft Windows are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation.

CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To: RE:	3	Total Pages Sent
Froi	CompanyAddressCity / State / ZIP / Country Telephone: ()	
App	plication (optional):	
Wo	ould you like a reply? Y N	
Dev	vice: PIC16C5X Literature Number:	DS30015M
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and so	oftware development needs?
3.	Do you find the organization of this data sheet easy t	to follow? If not, why?
4.	What additions to the data sheet do you think would	enhance the structure and subject?
5.	What deletions from the data sheet could be made w	vithout affecting the overall usefulness?
6.	Is there any incorrect or misleading information (wha	t and where)?
7.	How would you improve this document?	
8.	How would you improve our software, systems, and	silicon products?

PIC16C54/55/56/57 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	<u>-XX</u>	X	<u>/XX</u>	xxx
Device (Oscillator Type	Temperature Range	Package	Pattern
Device	PIC16C PIC16C	54, PIC16C54T ⁰ 55, PIC16C55T ⁰ 56, PIC16C56T ⁰ 57, PIC16C57T ⁰	2) 2)	
Oscillator Type	RC LP XT HS 10 b ⁽¹⁾	= Resistor Capa = Low Power Cr = Standard Crys = High Speed C = 10 MHz Cryst; = No type for JV	rystal stal/Resonato rystal al	r
Temperature Range	b ⁽¹⁾ I E	= 0° C to +70 = -40°C to +85 = -40°C to +125	5°C (Industria	al)
Package	JW P S SO SP SS	= Windowed CE = PDIP = Die in Waffle F = SOIC (Gull Wi = Skinny PDIP (= SSOP (209 m	Pack ing, 300 mil b 28 pin, 300 n	,
Pattern	3-digit F	Pattern Code for	QTP (blank o	therwise)

Examples:

- a) PIC16C54 XT/PXXX = "XT" oscillator, commercial temp., PDIP, QTP pattern.
- b) PIC16C55 XTI/SO = "XT" oscillator, industrial temp., SOIC (OTP device)
- c) PIC16C55 /JW = Commercial temp. CERDIP with window.
- d) PIC16C57 RC/S = "RC" oscillator, commercial temp., dice in waffle pack.

Note 1: b = blank

- 2: T = in tape and reel SOIC, SSOP packages only.
- 3: UV erasable devices are tested to all available voltage/frequency options. Erased devices are oscillator type RC. The user can select RC, LP, XT or HS oscillators by programming the appropriate configuration bits.

PIC16CR54 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	<u>-XX</u>	<u>X</u>	<u>/XX</u>	XXX		
Device	Oscillator Type	Temperature Range	Package	Pattern		
Device	Device PIC16CR54, PIC16CR54T ⁽²⁾					
Oscillator Type	RC LP XT HS 10	LP = Low Power Crystal XT = Standard Crystal/Resonator HS = High Speed Crystal				
Temperature Range	b ⁽¹⁾ I E	= 0°C to +70°C (Commercial) = -40°C to +85°C (Industrial) = -40°C to +125°C (Automotive)				
Package	P S SO SS	= PDIP = Die in Waffl = SOIC (Gull = SSOP (209	Wing, 300 mil	body)		
Pattern	3-digit Pattern Code for ROM (blank otherwise)					

Examples:

- a) PIC16CR54 XT/P169 = "XT" oscillator, commercial temp., PDIP with ROM pattern 169.
- b) PIC16CR54 LP I/S0592 = "LP" oscillator, industrial temp., SOIC device with ROM code 592.

Note 1: b = blank

2: T = in tape and reel - SOIC, SSOP packages only.

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277 Technical Support: 602 786-7627 Web: http://www.mchip.com/microchip

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770 640-0034 Fax: 770 640-0307

Bostor

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 214 991-7177 Fax: 214 991-8588

Dayton

Microchip Technology Inc. Suite 150 Two Prestige Place Miamisburg, OH 45342

Tel: 513 291-1654 Fax: 513 291-9175

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 455 Irvine, CA 92715 Tel: 714 263-1888 Fax: 714 263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

ASIA/PACIFIC

Hong Kong

Microchip Technology Unit No. 3002-3004, Tower 1 Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431

Korea

Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea

Tel: 82 2 554 7200 Fax: 82 2 558 5934

Singapore

Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980

Tel: 65 334 8870 Fax: 65 334 8850

Taiwan

Microchip Technology 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC

Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 0 1628 851077 Fax: 44 0 1628 850259

France

Arizona Microchip Technology SARL 2 Rue du Buisson aux Fraises 91300 Massy - France Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Pegaso Ingresso No. 2 Via Paracelso 23, 20041 Agrate Brianza (MI) Italy Tel: 39 039 689 9939 Fax: 39 039 689 9883

JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122

12/04/95



All rights reserved. © 1995, Microchip Technology Incorporated, USA.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.